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Chapter 1. Introduction
Correlated double sampling (CDS) techniques are very effectivefor the
compensation of the nonidealities in SC circuits, such as charge injection, clock
feedthrough, operational amplifier (opamp) input-referred offset and finite opamp gain. An
improved compensation scheme is proposed to achieve continuous compensation of clock
feedthrough and offset in SC integrators. The effect of analog circuitry imperfections in
delta-sigma modulators is examined. An adaptive compensation technique is proposed to
reduce the noise leakage caused by the analog circuity imperfections in cascaded delta-
sigma modulators. As an example, a 2-0 cascaded delta-sigma modulator was developed.
The measurement results verify the effectiveness of the adaptive compensation scheme.
1.1Motivation
The development of very large system integration (VLSI) technology enables the
digital signal processing to be included in integrated systems. This requires high
performance analog-to-digital (A/D) and digital-to-analog (D/A) converters to serve as the
interface between the analog and digital circuits. Switched-capacitor circuits are often used
at the front end of an A/D converter to relax its speed and clock jitter requirements, or/and
at the back end of a D/A converter to smooth the output signal. Therefore, high-resolution
SC circuits are required to achieve the high performance of the overall system.
The performance of SC circuits is degraded by a number of imperfections. The most
important ones can be divided into three categories. One is associated with noise effects,
which corrupt the signal. These include the thermal noise, 1/f noise, input-referred opamp
offset, clock feedthrough and charge injection noise. The second category is associated2
with linear variations of the transfer function of the circuits, which cause gain error and
shift the pole/zero locations. These effects include the finite opamp gain, parasitic
capacitances and capacitor mismatch. The third one is associated with components'
nonlinear behavior, which causes signal distortion. These effects include the opamps'
nonlinear voltage transfer characteristics and the capacitors' voltage dependence.
Delta-sigma modulation are often used for making high-resolution A/D and D/A
converters. Most delta-sigma modulators are implemented with SC circuits. The cascaded
structure is a very important approach for realizing higher-order delta-sigma modulators,
because it is internally stable if all component stages are stable. However, the performance
of cascaded delta-sigma modulators depends on how well the analog implementation of the
noise transfer function matches its digital counterpart. Therefore, it is more sensitive to the
imperfections in SC circuits than single-loop modulators. The imperfections result in a
leakage of the quantization noise from the preceding stages to the output of the modulators.
As a result, the overall modulator's performance is limited by the noise leakage.
Compensation techniques must be applied to reduce the effect of the component
imperfections in order to achieve high-resolution SC circuits and high-performance
cascaded delta-sigma A/D converters. This research work concentrates on techniques for
reducing the clock feedthrough and offset effects in SC integrators and the finite opamp
gain and capacitor mismatch effects in cascaded delta-sigma modulators.
1.2Thesis Structure
Chapter 2 provides an overview of correlated double sampling techniques. The
application of CDS techniques in SC integrators is described in Chapter 3. An improved
compensation technique is proposed to achieve a continuous compensation of the clock
feedthrough and offset effects in SC integrators. Chapter 4 reviews the fundamentals of3
delta-sigma modulation theory. In Chapter 5, the analog circuit imperfections in cascaded
delta-sigma modulators are analyzed, and an adaptive compensation technique is proposed
to reduce the noise leakage. Chapter 6 presents the design of a 2-0 cascaded delta-sigma
modulator with adaptive compensation, along with the measurement results obtained from
the prototype modulator. Finally, Chapter 7 summarizes this thesis and gives a few
suggestions for future work.4
Chapter 2. Correlated Double Sampling Techniques
Correlated double sampling (CDS) techniques are often used to compensate
nonideal effects in switched-capacitor (SC) circuits, such as charge injection, clock
feedthrough, opamp input-referred offset and opamp finite gain. In this Chapter, the
discussion will focus on CDS techniques for the compensation of input-referred opamp
noise, offset and finite opamp gain effects. The compensation techniques for charge
injection and clock feedthrough effect will be presented in Chapter 3.
2.1Introduction
In SC circuits, signals are processed in the charge domain. The accuracy of the
signal processing depends on the accurate charge transfer between capacitors. However,
the nonidealities in SC circuits always result in errors in the charge transfer and thus
corrupts the processed signals. In applications, an operational amplifier (opamp) is often
used to generate a virtual ground node, whose voltage is forced to a constant potential
without sinking any current. By using an opamp with MOSFET devices as the input, the
current at the virtual ground node can be made very small. But the voltage at the virtual
ground is affected by several nonideal effects. The nonidealities include input-referred
opamp noise (most importantly, 1/f and thermal noise), dc offset and finite opamp gain.
Typically, the thermal noise has a wide frequency band, while the 1/f noise and offset are
narrow-band signals. The input signal can be either narrow-band or wide-band depending
on the application. In a low-supply IC design, these nonidealities become significant
enough to reduce the output dynamic range of SC circuits.
CDS techniques are often incorporated in SC circuits. Because of the strong
correlation between adjacent samples, the effects of narrow-band noise at the virtual
ground node are greatly reduced by double sampling and as a result, the dynamic range of5
the SC circuits is improved by CDS techniques. These techniques are applicable to SC
building blocks, such as comparators, voltage amplifiers, sample-and-hold (S/H) stages
and integrators, etc.
2.2The Principle of CDS Techniques
The basic idea behind CDS is sampling the unwanted quantity (noise, offset as well
as the induced signal at the opamp input node) first, and then subtracting it from the
contaminated signal either at the opamp input node or the output node [1].
A simple offset-compensated comparator is shown in Figure 2.1 [1]. Assuming that
the opamp in this circuit has an infinite gain, the voltage lin at the non-inverting opamp
input represents the combination of the input-referred noise and offset. When (1)1 is high,
the capacitor C is charged to the voltage vn, and this voltage is then subtracted from the
input voltagevin when 42 is high. Analysis shows that if the input is zero, the output vow
can be written in the z-domain as
Vout(z) = ( 1z1 )17,(z). (2.1)
where Vout(z) and V,i(z) are the expressions of the output signal and the opamp input-
Figure 2.1: A simple offset-compensated comparator
vout6
referred noise plus offset in the z-domain, respectively. The transfer function from vn to
vont in the frequency domain is given by
IHnI= 2
.(coT
s m-T1 (2.2)
Since Hn is a high-pass filter function, vn is suppressed at low frequencies by this
operation. Thus, the effect of the opamp input-referred noise, such as 1/f noise and dc
offset, is compensated. However, because the thermal noise is a wide-band random
process and its adjacent samples are uncorrelated, its noise power is not reduced but
increased in the baseband due to aliasing.
Since the operation described above cancels the low-frequency noise by sampling
it twice and generating the difference of these correlated samples, it is often called
correlated double sampling (CDS). The CDS techniques can be divided into three
categories:offsetcompensation,gainandoffsetcompensationandpredictive
compensation techniques. Various CDS techniques will be presented and illustrated by
taking a SC amplifier as an example in the following Sections.
2.3CDS Technique for Offset Compensation
An uncompensated SC voltage amplifier [2] is shown in Figure 2.2. The ideal
output is vont =(Ci/C2)vin. Due to the effects of the finite opamp gain A and the opamp
input-referred offset voi., the output changes to
Gideal
Vout1+ (1 + C1 /C2)/Avin +(1 + GidGideal)vos, (2.3)
where Gideal is the ideal signal gain, which equals to -Ci/C2. As given in Eq. (2.3), the
finite opamp gain and input-referred opamp offset result in a gain error and an offset error
in the output. For example, if the Vos is 5 mV and the gain Gideal is 10, an output dc offset
of 55 mV will occur. This amount of offset voltage can be a significant limitation on thevin
vout
Figure 2.2: An uncompensated SC voltage amplifier
7
output swing of the amplifier, especially in a low-voltage technology. When this SC
amplifier is used in ADCs or DACs, the resulting offset needs to be calibrated after the
conversion.
A SC amplifier with offset compensation is shown in Figure 2.3 [3]. The operation
of this circuit is as follows. When (1:$1 is high, the capacitors C1 and C2 are precharged to the
voltage at the virtual ground node, which equals 170,Vos/(A + 1).When 02 is high,
because this voltage does not change much, it is supressed by a factor of the opamp gain.
The output of this circuit at the end of 42 is
C1 /C2 (1 + C1 /C2)
vout= vin+ v 1 + (1 + C1 /C2)/Anos A
(2.4)
Clearly, the input-referred opamp offset is compensated by the CDS operation. This offset
compensation technique can be applied to other SC circuits, such as a sample-and-hold
(S/H) stages and SC integrators. An SC S/H circuit with offset compensation is shown in
Figure 2.4.8
(a) The SC amplifier with offset compensation
vout
vos _FLt
(b) Output waveform for the SC amplifier
Figure 2.3: A SC amplifier with offset compensation.
01
yin 0,_____.--
Figure 2.4: A SC sample-and-hold circuit with offset compensation.9
There is a problem with this CDS operation. As Figure 2.3(b) illustrates, during the
period when 01 is high, the output is pulled to V. Thus the opamp must have a high slew
rate to enable vont to slew back and forth at each clock transition. This CDS operation can
be improved as shown in the following Section.
2.4CDS Technique for Gain and Offset Compensation
An SC amplifier with narrow-band gain and offset compensation is shown in
Figure 2.5(a) [4]. In this circuit, the branch consisting of capacitor C3 and the associated
two switches replaces the feedback reset switch. The operation of this circuit does not
require a resetting of the output in each clock period, and hence relaxes the design of the
opamp. Assuming that the clock phases shown outside of the parentheses in Figure 2.5(a)
are valid, the circuit works as a non-inverting amplifier. When 4)2 is high, C1 discharges
into C2, and the valid output voltage is generated. This voltage is stored in C3. When next
4:11 is high, C3 becomes the feedback capacitor, C1 samples the input, and C2 discharges. If
the signal bandwidth is much smaller than fsI2, i.e. the signal is significantly oversampled,
v0nt does not vary much from one clock phase to the next clock phase. Thus, for a finite dc
opamp gain A, the signal voltage vont / A at the virtual ground is a slowly varying signal
and therefore is cancelled by the CDS switching of C1 and C2. This reduces the effect of
the finite opamp gain A.
Figure 2.5(b) illustrates the clock phases and waveforms of the amplifier. When
11)1 is high and the reset phase begins, there is a small step Av = Vµvout .out(Ci/C3)Avin
in the output voltage, where Avin is the change in vin during the 02 = 1 interval. (The Aviv
term enters only for non-inverting operation.) This occurs because, as 4:11 > 1, C3 is
disconnected from ground and reconnected to the virtual ground. Here j.t = 1/A. As Av is of
the order of a few mV, this step change does not require a fast settling time or a high slew
rate from the opamp. The dc output offset voltage is 1.t (1+C1 /C2) VA (0142
(01 2
(a) The compensated SC amplifier
n-1/2T
01(02
/Vin
vOUt
Dv
C
lC
2
v in(n
C
v(n)Ci2n
t/T
t/T
unparenthesized
clock phases
Ow- t/T
(b) Clock and signal waveforms
parenthesized
clock phases
10
Figure 2.5: A SC amplifier with narrow-band offset and gain compensation.11
Detailed analysis [4] shows that the gain is now weakly frequency dependent due
to the high-pass CDS effect on the virtual ground voltage, with the dc gain given by
C 1/ C2
H(z)z =
1 + (1 + Ci/C2)g,
2
2.5Predictive CDS Technique
(2.5)
The CDS technique introduced in the last Section is very effective to compensate
input-referred 1/f noise, opamp offset and finite opamp gain effect in a narrow signal
frequency range. However, when the input signal frequency is close to a half of the
sampling frequency, the gain compensation shows frequency-dependence. In order to
reduce the frequency-dependence over the entire frequency band, predictive CDS
technique is introduced.
Figure 2.6 shows a predictive gain- and offset-compensated SC amplifier [5]. In the
circuit, a prediction path which consists of CA, CB and associated switches is incorporated
in this circuit. When (02 is high, the input signal vin is amplified through the prediction path.
The output of the amplifier can be written as
v(ri
C1 /C2
vin(n) + V (1 +C1/C2). (2.6) out 21 + (1 + Ci/C2)/A
Assuming that the input signal vin changes only when 02 is high as shown in Figure 2.6(b),
the voltage given in Eq. (2.6) precisely anticipates the amplifier's output for the next (1)1
period. In the meanwhile, C1 and C2 are precharged to the voltage V.vout(n1/2)/A at
the inverting opamp input (node v). Next, when 01 is high, vin is amplified through the
main path, CA and CB are discharged and the amplifier's output is valid. Because vout(n) is
very close to vout(n-1/2), the error in charge transfer due to the error voltage at node v is12
(1)
C2
v in (1i
'P1
(1)2
(1)2 CAI1 Vos
(1)2
II I CA /CB = C1 /C2
1(1)1 CB101
3
2
(a) The compensated SC amplifier.
input
preaicted output
real output
-30 100200300400500
timeus
(b) Input and output signal waveforms.
Figure 2.6: A predictive offset- and gain-compensated SC amplifier.
greatly reduced by the precharging of the capacitors Cl and C2. Thus the opamp offset and
finite-gain effects are well compensated. More exact analysis show that the amplifier
response at dc is13
C1/C2 (1+C1 /C2)
vo--- vI
n(n)+V05
A
. (2.7)
1 + (1 +Ci/C2)2/A2
Compared with Eq.(2.6),the finite opamp gain effect is suppressed by a factor of
A/(1+C1 /C2) and the output error offset is decreased by a factor ofA.
Figure2.7shows an improved SC amplifier with predictive offsetand gain
compensation[6].Except that three of the switches in the prediction path have been left
out, the structure and operation of this circuit are similar to those of the circuit shown in
Figure2.6.But, as shown in Figure2.9,this amplifier has a better performance at low
frequencies than that of the circuit shown in Figure2.6.
Figure2.7:An improved predictive SC amplifiers.
An error storage capacitor can be included in CDS compensation techniques. A
predictive gain- and offset-compensated SC amplifier with a storage capacitor[7][8] is
shown in Figure2.8.Its performance is similar to that of the circuit in Figure2.6.The
operation of SC circuits with storage capacitors will be presented by using a SC integrator
as an example in the next Section.14
Vin
01 C1 C2
11 IIk
(1)2
_L
4)2 \
1 (1)2
CAI
111)2
CB
4)2CA /CB = C1 /C2
vout
4)I
II Ik
11
_L
\
14)i
Figure 2.8: A compensated SC amplifier using a storage capacitor.
Gain errors versus input signal frequency for the SC amplifiers presented in this
Chapter are shown in Figure 2.9 [79]. In the simulation, the ideal signal gainGideal of these
amplifiers was 5 and the finite opamp gain A was 40 dB. The practical signal gain Gprac
can be written asGpraca-Gideagle), where e is a relative gain error. For the
uncompensated amplifier,eL=.(1+ Gideal)/ A as given in Eq. (2.3). In the narrow-band
compensated amplifier as shown in Figure 2.5, at dc the errorebecomes (1 + Gidead/A
2
,
which is A times smaller than that in the uncompensated amplifier. But e goes up rapidly
with increasing signal frequency. In the predictive compensated amplifiers, as shown in
Figure 2.6 and Figure 2.8, e equals to (1 +G ideal)
2/A
2
.Although this value is larger than
that in the narrow-band compensated amplifier at low frequencies, it is nearly constant at
all frequencies. For the circuit shown in Figure 2.7, the gain error at dc is as low as that for
the narrow-band compensated circuit, but it rises much more slowly. At high frequencies,
it behaves the same way as those for the predictive compensated circuits shown in
Figure 2.6 and Figure 2.8. The amplifier shown in Figure 2.7 shows the best performance
in term of gain compensation.15
-20- ....................
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Figure 2.9: Gain errors versus signal frequency for the SC amplifiers.
2.6Conclusions
A variety of CDS techniques was presented in this Chapter for compensating the
opamp input-referred noise, offset and finite opamp gain effects in SC amplifiers. These
CDS techniques can be applied to other SC circuits, such as integrators and sample-and-
hold stages, with minor modifications. In the next Chapter, the CDS techniques for the
compensation of charge injection and clock feedthrough effects in SC integrators will be
presented.16
Chapter 3. Compensation of Clock Feedthrough and Offset in SC Integrators
As mentioned in Chapter 2, CDS techniques are very effective to compensate the
nonidealities in SC circuits, such as input-referred opamp noise, offset and finite opamp
gain. In this Chapter, the application of CDS techniques to SC integrators is described. An
improved CDS scheme is proposed to achieve continuous compensation of the clock
feedthrough and input-referred opamp offset in SC integrators. The improvement of the
dynamic range in the SC integrators is verified by experimental results.
3.1SC Integrators with CDS
In this Section, CDS techniques used to compensate opamp input-referred dc offset
and finite opamp gain effect in SC integrators will be reviewed briefly. In an integrator, the
finite gain of the opamp introduces both gain and phase error which are both proportional
to j.t =1 /A. The phase error, which can be written as 0=tr(C1 /C2)/(6)T), is more significant.
In SC filters, it represents Q factor; in cascaded AE modulators, it causes quantization noise
leakage.
yin
C3=C1
Figure 3.1: A gain- and offset-compensated SC integrator.17
Figure 3.1 shows a gain- and offset-compensated SC integrator. In this circuit,
when 02 > 1, C1 samples the input, an inverting charge is transferred to C2, and the valid
output voltage is generated. In the meanwhile, C3 is precharged to the voltage difference
between input and output of the integrator. The delayed 02d is used as shown in the Figure
to reduce the signal-dependent charge injection from the switch connected between the
node B and the left side terminal of C2. When the next 41:1 > 1, C3 becomes the feedback
capacitor and C1 discharges. The charge that flows from C1 into node B is balanced by an
equal and opposite charge from C3 when C3=C1. If the signal bandwidth is much smaller
than f,/2, the v0t does not vary much from one clock phase to the next clock phase. Thus,
for a finite dc op-amp gain A, the signal voltage vout / A at the node B is a slowly varying
signal and therefore is cancelled by the CDS technique. So are the input-referred opamp
offset and narrow-band (1 /f) input-referred noise. After compensation, the phase error and
the output offset become 0-4(C1 /C2)/(coT) and 1.1(Ci/C2)Vos, respectively [9].
The effectiveness of the compensation technique shown in Figure 3.1 deteriorates
when input signal frequency f >fs/20. To extend the compensation to higher frequencies, a
predictive compensation technique can be used in SC integrators, as shown in Figure 3.2
vin
Figure 3.2: Wide-band compensated SC integrator I.18
[6]. In the circuit, it is assumed that the input signal vin changes only when 02 --> 1. Under
this assumption, when 402 is high, capacitors C3 and C4 form a predictive path and generate
an anticipated integrator output for the next clock phase. During this phase, C1 and C2 are
precharged to the anticipated value at node B. The difference between anticipated value and
the real value is much smaller than that achieved in the integrator shown in Figure 3.1. As
a result, the phase error and output offset are suppressed by a factor of 1.t over a wide
frequency band [10].
A different switching scheme was proposed [13] as shown in Figure 3.3 to achieve
the same compensation effect over a wide frequency band.
yin
2
Figure 3.3: Wide-band compensated SC integrator II.
Efficient gain and offset compensation can also be achieved by using a storage
capacitor in integrators. Figure 3.4 illustrates a half-delay inverting integrator with gain and
offset compensation [6]. The circuit operates as follows. When 01 is high, the right side
terminal of feedback capacitor C2 is switched to node D and Cl is precharged to an
anticipated voltage for the next phase at node D, which equals to (-vou/A+vos). When
02 --> 1, an improved virtual ground node is generated at node B and C1 discharges to C219
through this node. This integrator shows the same performance improvement as that for the
integrator shown in Figure 3.1 [11]. It was later recognized that the circuit can also be used
as an inverting integrator with a full clock period delay, if the output is sampled when
02 is high and if the value of C1 equals to that of C2 [12]-[13].
Figure 3.4: A SC integrator with a storage capacitor.
3.2Charge Injection and Clock Feedthrough in SC Circuits
The CDS techniques described in the last Section are effective to compensate input-
referred opamp noise, dc offset and finite opamp gain in integrators. There are other
nonidealities in SC circuits, such as charge injection and clock-feedthrough effects. In this
Section, the mechanism of the clock feedthrough and charge injection are examined and
compensation techniques for these nonidealities are described.
A SC sampling branch consisting of a MOSFET device as a switch and a capacitor
Cs is shown in Figure 3.5. When the switch is on, there is a nonzero amount of charge,
which equals to Cox(Vgs -Vth), stored in the conducting channel of the device. When the
switch turns off, the charge is pushed out of the channel in either direction and part of the
charge (AQ) is dumped into Cs. The charge AQ results in an error voltage of AQ/Cs on Cs.
In the fast switching-off condition where the falling time of the control clock is very sharp,20
the transistor channel disappears quickly and AQ approaches 50% of Cox(Vgs -Vth) [14].
But in practice, this condition does not hold and the charge AQ cannot be predicted
precisely. The magnitude of AQ is a function of the control clock fall time and the
impedance level at both the drain and source of the device.
Vg is high Vg is low
Vin
Q=Cox(Vgs-Vth)
Cs Vin LQ
k
(a) The switch is on (b) The switch is off
Figure 3.5: Charge injection in a MOS device.
Cs
There are two techniques that are popularly used to reduce the charge injection. One
is the use of a dummy device being operated by an inverted clock signal as illustrated in
Figure 3.6. In the Figure, a half-sized same-type MOSFET device is introduced as a
dummy device. The dummy device absorbs the dumped charge AQ from the switch when
Vg is lowVg is high
(W/L)/2
o
Vin AQ
3_
Cs
Figure 3.6: Charge injection cancellation using a dummy device.21
the clock signal Vg becomes low. Assuming 50% of the total channel charge goes to
capacitor Cs, the charge injection can be cancelled to a first order [15]. However, this
technique relies on the matching of the transistor ratio and 50% of the charge splitting ratio
in fast switching-off condition. The cancellation effect is reduced if the signal is driven
from an external source whose impedance level is different from Cs, and therefore charge
splitting becomes a function of the source impedance [16].
The other technique to reduce the charge injection is the delayed cutoff clocking
scheme. Figure 3.7 shows an inverting SC sampler as well as the clock signal. When both
M l and M2 are on, the input signal is sampled. Then M2 turns off, while M1 is still on.
Since the drain and source of M2 are always at the same potential no matter if M2 or M4
is on (ground or virtual ground), the charge injection to the sampling capacitor is constant
all the time and is signal independent. Ml is operated by a delayed clock phase 01d as
shown in Figure 3.7 and turns off a little later than M2. Since the right-side terminal of Cs
is floating when M l turns off, it can be assumed that all channel charge goes to the left and
there is no charge dumped to Cs. When (02 is high, Cs discharges into the virtual ground
node. The sampling operation is now complete. It should be noted that due to the presence
42
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Figure 3.7: Chargeinjectioncancellationwith
delayed cutoff clocking technique.22
of the parasitic capacitances at the drains of M2 and M4, the right side terminal of the
capacitor Cs actually is not floating when M1 turns off. As a result, the cancellation of
charge injection is only valid as a first-order approximation. Also, the resistance of M1
affects the charge injection from M2.
Besides charge injection, clock feedthrough is another nonideality causing charge
error in a MOSFET switch. It is well known that there are parasitic capacitors between gate
and drain, gate and source, gate and substrate, source and substrate, drain and substrate in
a MOSFET device. The clock signal is coupled to the signal path through some of these
parasitic capacitors in a switch. An inverting SC sampler is shown in Figure 3.8, as well as
the parasitics contributing to clock-feedthrough charge error. Next, the parasitic capacitor
Cc2 is taken as an example to examine the clock-feedthrough effect. When ch is high, a
negative charge Ql, which is proportional to Cc2 and Vc, comes to the left side terminal of
the capacitor Cc2 from the ground. When 01 becomes low, M2 turns off and the charge Q1
is dumped to Cs. When 02 is high, Cs discharges to the virtual ground node. Thus, the clock
signal voltage Vc is coupled to the signal path through Cc2 and an voltage error Ql/Cs is
introduced. This clock signal coupling is called clock feedthrough. It also happens through
Ccl, Cc3 and Cc4 for this particular SC sampler.
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Figure 3.8: Clock feedthrough in an inverting sampler.23
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Figure 3.9: A Clock feedthrough and offset
compensated integrator and clock phases.
The clock feedthrough can be cancelled to a first order by using a differential
structure in the implementation. Another compensation technique for the clock-
feedthrough effect in SC integrators was proposed in [17]. In the next Section, this
compensation technique will be discussed and an improved scheme will be reconsidered to
achieve continuous operation of the compensation.
3.3Compensation of Clock Feedthrough and Offset in SC Integrators
A diagram of the compensated integrator proposed in [17] is shown in Figure 3.9.
In this circuit, Al is an main opamp and A2 is an attenuator. Their gains satisfy A1 » 1 » A224
and A A 2» 1 .Vosi and V,m2 shown in the Figure are input-referred opamp offset voltages
for the main opamp and the attenuator, respectively. Q represents the clock-feedthrough
charge entering the node B for each clock cycle. By applying the delayed cutoff clocking
scheme to this integrator, the charge injection is approximately cancelled and thus Q is
made input signal independent.
The circuit operates as follows. When (I)3 is low, the integrator is in the autozeroing
mode. During this period, the input is shorted to ground, and the switch S1, which is
between the integrator output and the attenuator inverting input terminal, is on. A negative
feedback loop is constructed from the integrator output to node B through the attenuator
and the switch Si. The voltage at the attenuator output (node A) is given by
VA = A2( Vos2 V out)* (3.1)
Due to the presence of the clock-feedthrough chargeQc,V0,1 and Vos2, the integrator
outputVowvaries exponentially. Nodal analysis shows that [17], for nth clock cycle, Vout
can be written as
V out(n)= [V osi/ A2 ± V 0.52 Qc/ (A2Ci)](1an). (3.2)
where a = 1+ C 1/ (C2(1 + 1/A2)) = 1 + A2(Ci /C2).If T is the clock period, the time
constant of Vout T1 equals to (T/A2)(C2/C1 ).After a time interval of about 10T1, the
steady-state values are obtained, which are given as follows
Vout(')Vos1/142 + Vos2Qc/(A2C1), (3.3)
and VA (00) =Qc/CiVos1. (3.4)
Next, 4)3 goes high, the switch Si turns off and Ch holds Vout(00).Now the integrator is in
integration mode. The charge entering the node B in each clock period is given by
Q = (C1( VinVa(00)Vos1)Qd= C1V (3.5)25
This charge is the same as that in an ideal integrator and therefore the effect of the clock
feedthrough and offset are compensated.
The above analysis neglects the clock feedthrough and charge injection from Si
when I:03 becomes high. Furthermore, due to the presence of leakage current, the voltage
held on the capacitor Ch will be gradually lost. Therefore the compensation technique
described above requires an alternation of the autozeroing and integration time intervals.
This is acceptable in some applications, such as in incremental A/D converters [18].
However, it is more useful if the integrator can provide an output without any interruption.
The compensation technique needs to be improved for continuous compensation operation.
Continuous operation can be achieved by the use of a multiplexed structure in the
compensated integrator. As shown in Figure 3.10, in the improved circuit, input and
feedback branches are duplicated but with a clock phase change (I)i <---> 002,and added to the
integrator shown in Figure 3.9 as dummy branches. The circuit operates as follows: when
(1:1 is high, the error charge due to the clock-feedthrough and offset from the dummy
branches is integrated and the integrator output changes exponentially as shown in
Eq. (3.2). When t1)2 is high, the circuit integrates the input signal on capacitor C2. When the
input is short to the ground, the output varies differently between 01 and 4:12, because the
negative feedback loop is off when 02 is high. 00 is the control signal to discharge the
feedback capacitor C2 when needed. After a time period of several hundred clock cycles,
the steady-state output voltage is obtained. This voltage is updated for each1:01 and held on
capacitor Ch when 01 becomes low. From now on, the circuit works as a clock-feedthrough-
and offset-free integrator during the phase 02. The use of the multiplexed structure makes
the compensation insensitive to the leakage current from the capacitor Ch to ground and
temperature variation, and therefore achieves the continuous operation.26
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Figure 3.10: A clock-feedthrough- and offset-compensated
integrator in a multiplexed structure.
The effectiveness of the continuous compensation relies on the close matching of
the nominally identical branches, which therefore should be laid out with adjacent and
symmetrical geometries. The integrator shown in Figure 3.10 was designed and fabricated
in the Orbit 1.2p,m CMOS technology. The experimental results will be shown in the next
Section.3.4Experimental Results
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Figure 3.11: Schematic of the compensated integrator in a
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o Vout
27
Figure 3.11 shows the schematic of the clock-feedthrough- and offset-compensated
integrator in a multiplexed structure. In the circuit, a switch labeled S2 and a capacitor
labelled C6 are connected in parallel between the non-inverting terminal of the attenuator
and ground. They form a dummy branch for the switch Si and capacitor C5 to balance the
clock feedthrough from the switch Si when phase 2 (ph2) becomes low. The schematic of
a single-ended folded cascoded opamp combining the main opamp and the attenuator is
shown in Figure 3.12. The main opamp gain was designed to be 1000. The attenuator is
simply realized by adding an extra differential input stage to the regular cascoded opamp.
The devices mp8, mp9 and mpl0 in the extra input stage have much smaller sizes than the
devices mp5, mp6 and mp7 in the original input stage to achieve a reduced gain of 10. Themp3
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Figure 3.12: Schematic of the main opamp and the attenuator.
Figure 3.13: Opamp bias circuit.29
gain is calculated by adding the input signal at Vin2 and measuring the output signal at
Vout. It equals to the product of the gains Al and A2 shown in Figure 3.10. The
corresponding attenuator gain A2 is about 0.01. The opamp bias voltages are generated by
the circuit shown in Figure 3.13. A bias current Ibias (10011A) is generated off-chip.
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Figure 3.14: Output waveforms for the uncompensated integrator.30
This circuit was fabricated in the Orbit 1.21.tm double-poly double-metal CMOS
process. The capacitor values were C1 =2pF, C3=2pF and C5=10pF, and the sampling
frequency was 500 kHz. Figure 3.14 (a) shows the measured output waveform for the
uncompensated integrator when the input signal was zero. When the reset signal (the top
trace) becomes low the integrator starts to operate. Due to the clock-feedthrough and the
offset, the output of the integrator (the bottom trace) is not at signal ground voltage level
(2.5 volts) but at -0.85 volts below that level. This results in a loss of the output signal
swing. Because of the finite opamp gain effect, assuming the main opamp gain is
500-1000, a 1-2 mV voltage is generated at the inverting input terminal of the main opamp
when the output is about 1 V. This voltage prevents more error charge caused by the clock-
feedthrough and the offset from entering the feedback capacitor C2 and therefore keeps the
output being 1.65 V. When the input is a 10 kHz square-wave with a peak-to-peak 100 mV
magnitude, the output waveform is shown that in Figure 3.14 (b). The loss of the integrator
output signal swing makes the output waveform, which is a triangular-wave, not centered
at 2.5 volts. As a result, the waveform is attenuated when it approaches its lowest point. The
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Figure 3.15:Output waveforms of the compensated
integrator for a square-wave input31
output waveform of the compensated integrator is shown in Figure 3.15 for the same input
signal. In the autozeroing mode, the integrator output Vb (the top trace) changes
exponentially and its steady-state value is about 250 mV below the signal ground.
Assuming that the real attenuator gain A2 is 0.01, according to Eq. (3.3), the corresponded
equivalent input error voltage including the clock-feedthrough and offset effects, is about
-2.5 mV. In the integration mode, the triangular wave is centered at 2.5 V and is not
attenuated for the whole signal swing. The compensation technique greatly reduces the
clock-feedthrough and offset effects and as a result improves the output signal swing by
about 0.85V.
3.5Conclusions
Correlated double-sampling techniques are very effective for compensating the
nonidealities in SC integrators, such as input-referred opanip noise, offset, finite opamp
gain, charge injection and clock-feedthrough effect. An improved scheme was proposed to
achieve continuous operation of the clock-feedthrough and opamp offset compensation in
SC Integrators. The measurement results verify that the compensation greatly improves the
output signal swing of the SC integrators.32
Chapter 4. Delta-Sigma A/D Converters: Background
Delta-sigma modulation technique has become very popular in recent years. It
avoids many of the difficulties encountered with conventional methods for analog-to-
digital and digital-to-analog conversion (ADC and DAC), especially for those applications
that call for high-resolution representation of relatively low-frequency signals. In this
Chapter, beginning with a brief review of quantization in A/D conversion, the discussion
progresses from first-order to higher-order delta-sigma modulators. Single-loop and
cascaded modulator structures are described next. At the end of this chapter, the system
architecture of delta-sigma AM converters is presented.
4.1Quantization
The heart of a delta-sigma (Al) ADC or any other ADCs is a quantizer. We begin
our discussion by describing some basic principles of quantization to specify the noise in
delta-sigma ADCs.
In an ADC, an analog quantity is sampled and converted to a digital quantity.
Nyquist's sampling theorem states that the minimum sampling frequency (fs) should be at
least two times the signal bandwidth (fb) in order to make recovery of the analog signal
possible. The frequency of 2fb is called the Nyquist rate of the signal and an ADC with a
Nyquist-rate sampling frequency is called a Nyquist ADC.
The operation of quantization introduces an error defined as the difference between
the scaled analog quantity and the corresponding digital quantity, which is called
quantization error. Uniform quantization, which has equal quantization steps denoted as A,
is most commonly used. In an ideal n-bit ADC, there are 2" quantization steps. When the
input signal is normalized to the range ±1, the quantizer step is A = 2/2".Figure 4.1linear range
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Figure 4.1: An example of uniform 8-level quantization characteristic.
shows an example of uniform quantization with 7 steps, where the level spacing A is 2. The
quantized signal y can be represented by the following equation
y = Gx + e , (4.1)
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where the gain G is the slope of the straight line that passes through the center of the
quantization steps. In a two-level quantizer, the choice of gain G is arbitrary. In Eq. (4.1),e
is the quantization error. It is dependent on the input signal and bounded by ±A/2,when
the input signal is in the linear range of the quantizer. Assuming that the input signal
changes randomly in the linear range between samples, by amounts comparable to or34
greater than the threshold spacing, then e can be regarded as a random variable uniformly
distributed in the range ±A/2 and uncorrelated from sample to sample. Under these
assumptions the mean-square value of e is given by
2
A
A2 6 _if e2de=2'
(4.2) e
2
From the sampling theorem, we know that when a signal is sampled at a frequency
fs, all its power folds into the frequency range [0, fs/2], assuming that a one-sided
representation of frequencies is employed. This holds for the quantization noise e.
Because e is uncorrelated from sample to sample in the time domain, its spectral density is
white and is given by E(f) = Geg/Ts. The total noise power that falls into the signal
band is
f b
n02=f E(f)24=6e2(2fb/f s)
0
(4.3)
Therefore, in conventional Nyquist rate ADCs, in order to achieve higher resolution, a
quantizer with more accuracy must be used to reduce the quantization error. The resolution
increases by 6 dB if the quantizer has one bit more accuracy.
In an ADC, if the sampling frequency is made much higher than the Nyquist
frequency of the signal, the operation is called oversampling. The oversampling ratio
(OSR) is defined as the ratio of the sampling frequency fs to the signal's Nyquist rate ab.
Oversampling relaxes the design of an anti-aliasing filter by increasing the transition band
between the signal band and its first alias. From Eq. (4.3), we can see that oversampling
reduces the in-band quantization error by a factor of OSR. Thus each doubling of the
sampling frequency decreases the in-band noise power by 3 dB, and as a result, increases
the resolution by half a bit for the given quantizer accuracy.35
4.2First-Order Delta-Sigma Modulators
A more efficient oversampling quantizer, the delta-sigma modulator was invented
in 1954 [19]. The development of very large scale integration (VLSI) technology made the
use of delta-sigma modulation very popular in recent years. In delta-sigma modulators, the
quantization error is suppressed in the signal band of interest, so that most of its energy falls
outside of the signal band and then is removed in digital processing.
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Figure 4.2: A system diagram of first-order delta-sigma ADC
A system diagram of a first-order delta-sigma (AE) ADC [20] is shown in
Figure 4.2. It contains an analog integrator, a single-bit quantizer (comparator), a single-bit
DAC and a digital decimation filter. One may view the "delta" and "sigma" as referring to
the analog operations in the system loop: subtraction of the signal fed back from the input
signal and accumulation (integration) of the difference. The operation of the modulator is
-1
as follows: since the loop filterZ has extremely high gain at very low frequencies,
1Z
the dc component of the feedback must be very close to that of the input signal u to keep
the output y bounded. Thus, the quantization noise is suppressed at low frequency, which
is the signal band of interest. The out-of-band noise is removed by the lowpass decimation
filter. A high-resolution digital representation of the input signal is produced from the
delta-sigma ADC.36
System analysis shows that the output of the modulator y shown in Figure 4.2 is
given in the z -domain by
Y(z) = z-I U(z) + (1- z-I )E(z) (4.4)
where Yis a binary digital signal, U is the analog input signal and E is the quantization error,
all in the z -domain [23]. As shown in the equation, the quantization error E is frequency-
shaped by the differentiation function H(z) = 1- z-1.Since the differentiation function
directly multiplies the error E, it is often called noise transfer function (NTF). In this case,
the NTF has one zero at dc to suppress the quantization noise in the vicinity of dc.
Figure 4.3 shows the spectra of output signal y from the first-order modulator.
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Figure 4.3: Output spectra density of the first-order modulator
Assuming that the quantization error E is white noise with a total power srs,the in-
band noise power of the modulator is given by
2it 2it 22
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where ae2 = =
3
,if E is uniformly distributed in [-1, 1].
(4.5)37
Eq. (4.5) indicates that each doubling of OSR decreases the noise by 9 dB, or
equivalently, provides a gain of 1.5 bits/octave. From the definition of OSR, we know that
the increase of the OSR corresponds to an increase of the sampling frequency, which is
finally limited by fabrication technology. So, making OSR larger cannot make the in-band
noise arbitrarily small. Furthermore, although in AZ ADCs the requirements for the analog
components are much more relaxed than those in the Nyquist-rate data converters, the
misplacement of zero(s) in the NTF caused by the finite op-amp gain does limit the amount
of quantization noise attenuation in the signal band [21]. In practice, the achievable
dynamic range is also limited by kT/C noise, op-amp noise, digital noise and reference
noise.
A switched-capacitor implementation of the modulator is shown in Figure 4.4. The
integrator is realized by 1 op-amp, 2 capacitors and 4 switches; the DAC by 2 reference
voltages and 2 switches; and the quantizer by a simple comparator and a D flip flop [22].
The analog circuitry complexity is clearly quite trivial.
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Figure 4.4: A SC implementation of the first-order modulator38
One disadvantage of a first-order modulator is the presence of idle tones in the
modulator output caused by limit cycles [25][26][27]. To solve this problem, several
methods may be used, such as using multi-bit feedback DAC [28], chaotic modulation
[28][29][30], or adding a dither signal [32][33]. Another disadvantage of a first-order
modulator is that a high OSR is needed to achieve high resolution. This usually leads to a
very high sampling frequency and thus causes difficulties in implementation.
4.3Higher-Order Modulators
In the first-order AZ modulator as discussed in the previous section, the NTF has
one zero at dc to suppress the quantization noise in the vicinity of dc. In a higher-order
modulator, by constructing NTFs including more zeros at or near dc, the in-band
quantization noise can be suppressed more aggressively.
e
Figure 4.5: A second-order delta-sigma modulator
The block diagram of a second-order delta-sigma modulator is shown in Figure 4.5
[25]. It consists of two integrators in cascade, a quantizer and feedback loops. If the
quantization is modeled as a linear operation of adding w and the quantization noise e, the
output of the modulator y is given by39
Y(z) = z-2G(z) + H(z)E(z), (4.6)
The signal transfer function G(z) and the noise transfer function H(z) of this
modulator are
G(z) =
z2
(4.7) +(-1+a+13+y)z+(1-13-y)
and H(z) =z2+(-2+a+(3)z+(1-(3)
z2 + (-1+a+[3+y)z±(1-13-i)
(4.8)
The NTF determines to what extend the quantization noise is reduced in a given
bandwidth and hence determines the overall performance of the converter. The desired STF
normally is flat over the band of interest. In practice, y is used to adjust the poles of the
NTF so that the modulator is "more stable" (we will introduce this concept in the next
section), while a is used to move the zeros of the NTF along the unit circle for optimum
noise shaping, and 13 models the effects of finite op-amp gain. Figure 4.6 shows the
simplified modulator diagram, where (a, 13, y) = (0, 0, 1).The STF and NTF become
-1 _1 2 G(z) = zand H(z) = (1z).We can see that for this second-order modulator the
NTF has two zeros at dc.
0
Figure 4.6: Second-order delta-sigma modulator.40
Again, assuming that the quantization error E is white noise and has a total power
'6the in-band noise power is then given as e
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A2
an where ae =i,if the quantizer has 1-bit accuracy and E is uniformly distributed in
2
[-1, 1].Eq. (4.9) predicts that an octave increase in OSR will decrease in-band noise
power by 15 dB, which is 6 dB more than that for a first-order modulator.
Compared with first-order systems, the second-order system has one more design
parameter available: the ratio of the gains of the two feedback paths. The outer path
dominates in the determination of the low-frequency properties of the circuits, while the
inner path serves to stabilize the system, and determines its high-frequency properties [21].
Another advantage of a second-order modulator over a first-order one is that it can tolerate
lower dc gain of the integrators, because the gains of the two integrator amplifiers are
cascaded in the outer loop.
For a Lth-order AE modulator, the ideal NTF is in the form of H(z)= (1z-1)L.
Under the same assumption on the quantization error e as were made in the last Section, the
theoretical in-band noise power can be written as
2 IC 2 2L a, (Ten
0 0
(2L + 1)0SR(2L+ 1)
(4.10)
The in-band quantization noise power versus OSR is shown in Figure 4.7 for unshaped,
first-, second- and third-order noise-shaped modulators. In the graphs, 0 dB in-band noise
power refers to the noise in a single-bit Nyquist-rate ADC.41
As shown in Figure 4.7, for a given oversampling ratio, a higher-order modulator is
more capable of suppressing the in-band quantization error than a first- or second-order
modulator. This noise reduction is a function of the OSR: at high OSRs, it benefits more
from high-order loop filters than that at low OSRs. These graphs should be used with great
caution, because they are derived from the linear model with an ideal NTF of
H (z) = (1 z 1)
L
,where L is the order of the differentiation. The use of this NTF does
not result in stable systems for loop filters of order greater than 2, and therefore the results
are only meaningful if a multi-bit quantizer are used.
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Figure 4.7: In-band noise power versus OSR for noise leakage
Higher-order .6,E modulators can be realized by different architectures. In the
following sections, the structures of single-loop modulators and multi-loop cascaded
modulators with feedforward error cancellation are introduced sequentially.42
4.4Single-Loop Delta-Sigma Modulators
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Figure 4.8: A universal architecture of a single-loop delta-sigma modulator.
A universal architecture of a single-loop AZ modulator is shown in Figure 4.8 [22].
It consists of three basic parts: loop filters Lo and L1, a quantizer and a feedback DAC.
Assuming the linear model is applied to the quantizer in this modulator the NTF and STF
can be given by
1 H(z) = and 1 +Li(z)
G(z) =
Lo(z)
1 + L1(z)
(4.11)
(4.12)
In practice, L1(z) has a high gain in the band of interest and thus is responsible for
attenuating the quantization noise. Specifically, the poles of L1(z) are the zeros of the
NTF. Also note that both the NTF and the STF generally share the same poles, unless pole-
zero cancellation occurs due to a special choice of Lo(z).Given a particular topology, the
loop filters Lo(z) and Li (z) can be expressed as functions of the loop parameters.
Matching these expressions to Eq. (4.11) and Eq. (4.12) yields the desired parameters.
A single-bit quantizer, or comparator, is most popularly used in AZ modulators,
because of its important property referred as "inherent linearity" [24]. This property comes43
from the fact that the input-output transfer curve of any static comparator can be modeled
exactly by a straight line between the two level points. In the modulator, the use of a
comparator only introduces simple offset and gain errors. These errors do not cause
distortion in the output of the modulator. Thus the conversion process is inherently linear,
although other effects (signal-related modulation of the reference, etc.) may introduce
nonlinear distortion [19].
It is well-known that for linear systems with stable transfer functions, the output
and the internal states are bounded if the input is bounded. This is not always true for
high-order delta-sigma modulators. When the modulators exhibits unbounded states with
a bounded input, we call the modulators "unstable". In the previous analysis for the signal
and noise transfer functions, a comparator is treated as a linear system with independent
inputs v and e. But, in reality, e is not a real independent input e is derived from v in a
nonlinear way and the effective gain depends on the signal v too. Analysis shows that the
effective gain of the comparator affects the placement of the closed loop poles. For
higher-order modulators, we obtain more effective suppression of quantization noise at
low frequency but have more gain at high frequency. When the effective gain is so large
that the poles enter the right-half plane, the system become unstable. The stable operation
for higher-order modulators is possible only over a restricted range of the dc input signals.
The stable range is related to the choice of NTF. NTFs that are less aggressive in the
context of the noise shaping have larger usable input ranges. The conclusion was made
that only first and second-order single-loop single-bit modulators are unconditionally
stable [28].
Due to the stability problem, the ideal NTF of H(z) = (1z-1)L,where L is the
order of the differentiation, is not achievable with a binary quantizer for n greater than 2.
Eq. (4.11) and Eq. (4.12) should be taken as approximations. Any attempt to use high-Q
poles (poles very close to the unit circle) for either the NTF or the STF will result in44
potential instability, or at the very least large variations in response shape as a function of
the input signal.
One solution to the stability problem in high-order single-loop single-bit
modulators is to use a multi-bit quantizer in the loop. In a multi-bit quantizer, the gain is
known and much smaller (1 LSB per digital level) than that in a single-bit quantizer. The
quantization error can be modeled accurately as an additive noise which is independent of
the input signal [37][38]. The smaller quantization step A also increases the linear input
signal range of the modulators and can even prevent the quantizer from overload for a given
input magnitude.
Another advantage of employing a multi-bit quantizer in the loop is that the ratio of
the signal power to the in-band quantization noise power at the modulator's output is
dramatically reduced from that of a single-bit modulator, typically by 6 dB per additional
bit. For a n-bit quantizer, the total noise power is given by
2 1 A_ 6e=
3(2n1)
(4.13)
As a result, the design of high-resolution data converters can be achieved without
increasing the sampling frequency for a given order single-loop modulators. The use of
lower sampling frequency helps to relax the analog circuit design and reduce the power
consumption in the digital circuitry [39].
A notable disadvantage of the single-loop multi-bit modulators is the loss of the
"inherent linearity" property. Unmatched components used in multi-bit feedback DACs
cause harmonic distortion and an increase of the in-band noise power in the output of the
modulators. In the most inexpensive CMOS IC fabrication technology, the smallest45
component mismatch that can be achieved is of the order of 0.5%. The harmonics created
by component mismatch can approach -60 dB relative to a full-scale fundamental. In order
to achieve high integral linearity and low total harmonic distortion, special techniques must
be applied to improve the component mismatch for multi-bit feedback DACs.
In recent years, dynamic element matching schemes became common in multi-bit
AZ modulators. By employing the scheme, the static error caused by component mismatch
can be either converted into a wide-band noise or suppressed in the band of interest. The
out-of-band noise power is then removed in the following decimation filters. A dynamic
element matching scheme using data-weighted averaging (DWA) technique is described
briefly as an example. In the DWA technique, the indices of all unit DAC elementsare
placed in a circle. When an input comes, all elements are sequentially selected from the
circle, beginning with the next available unused element. In this way, each element is used
equally at the maximum possible rate, which is dependent on the input to the DAC. With
this scheme, the distortion spectra are first-order shaped which results ina 9 dB/octave
improvement in the linearity of a third-order modulator with a 3-bit internal feedback DAC
[40].
4.5Cascaded Delta-Sigma Modulators
Another approach for realizing higher-order AZ modulators is to usea cascaded
structure. Figure 4.9 shows a generalized cascade of three modulators. The first thing to
note is that the cascaded modulator is not a single-loop system, but consists of three single-
loop modulators, each with its own quantizer and feedback loop. The quantizationerror
from one modulator is converted by the followed modulator. The digital outputs of all
modulators are combined and processed in a digital error correction logic. The quantization
errors from all modulators except the last one are cancelled in the overall digital output. The
cascaded AZ modulator works as a high-order (its order is the sum of the three singleAnalog
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Figure 4.9: Block diagram of a cascaded delta-sigma modulator
stages' orders) modulator. It is not necessary that all stages be Al modulators. Each stage
can be a Al modulator, pipeline, flash, or algorithmic converter. It is most desirable that
the first stage is a AX, modulator.
One major advantage of the cascaded modulator over a single-loop one is its
stability. Since a cascaded modulator structure contains only feedforward paths and no
feedback path between the individual stages, it will be stable if all component stages are47
stable. Thus, the cascade of several first- or second-order modulators or any other type of
ADCs can be made inherently stable for any order and over all regions of operation.
As mentioned before, for AZ modulator ADCs, the accuracy requirements on the
analog components are not as severe as for a Nyquist-rate data converter. However, the
performance of cascaded modulators is more sensitive to the imperfections of the analog
components than that of single-loop modulators. That is because in cascaded structures the
quantization errors from all stages except the last one are theoretically cancelled in the error
correction logic. But, in practice, the degree of the cancellation depends on how well the
analog implementation of NTF matches its counterpart in the error correction filters. The
imperfect cancellation caused by analog circuit nonidealities in switched-capacitor
implementation lets the quantization errors from all proceeding stages leak to the output of
the ADCs. This noise leakage usually limits the overall performance of the cascaded AZ
ADCs.
This imperfect cancellation also makes the idle-tone performance of the cascaded
AE ADCs worse than expected. In theory, cascades of modulators yield better idle-tone
performance than the corresponding high-order single-loop modulators. But in practice,
because of the imperfect cancellation, the overall idle-tone performance is determined by
the tone leakage from the first stage. If the first stage is a first-order modulator, the
uncancelled tone will exhibit the idle-tone characteristics of a first-order modulator in the
output of the ADCs. An improvement can be made using a second-order modulator instead
of a first-order one as the first stage in cascaded structures [19].
Figure 4.10 shows the block diagram of a 2-1 cascaded modulator, which consists
of a second-order modulator cascaded by a first-order one. In the cascade, the output of the
first stage yi is subtracted from the second integrator output and used as the input to the0 0
A
-I k-
0 -0.e---",-1-1
z-
e2
Error correction logic
Figure 4.10: Block diagram of a 2-1 cascaded modulator
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second stage. This reduces the maximum input to the second stage. Assuming the quantizer
can be modeled as an additive noise source, the outputs of the first and second stages can
be represented as follows:
Y1 (z) = z- 2 U(z) + (1z1)2E1(z)
and Y2(z) =z1 Ei(z)+ (1z
1
)E2(z),
(4.14)
(4.15)
where Ei(z) and E2(z) are quantization errors from thefirst and second stages,
respectively. Both yi and y2 are collected and processed in the digitalerror correction
logic. The final output of the modulator is
Y(z) = Z-2 U(Z) + (1Z
1
)
3
E2(Z). (4.16)
The quantization noise from the first stage is cancelled and the system exhibits the
characteristics of third-order noise shaping [41].49
It should be noted that the nonidealities of both integrators in the second-order
modulator of the cascade are of equal importance in determining the noise leakage. As a
result, the use of 2-1 structure instead of 1-2 structure reduces the requirements on the
analog components, such as integrator gain and capacitor matching, or has less noise
leakage for the same requirements. Also, one would expect a better idle-tone performance
in the 2-1 structure than in the 1-2 structure, due to the fact that higher-order modulators
generate less pattern noise to for small dc or slow varying signals.
The disadvantage of the 2-1 structure is that in the second-order modulator, when
the input signal approaches full scale, the output of the second integrator becomes so large
that it exceeds the allowable input range of the second stage. This will overload the second
quantizer and, as a result, worsens the overall performance of the cascaded modulator. The
input signal can be restricted at the cost of losing dynamic range in order to avoid the large
excursions. Also the signal from the first stage to the second stage can be scaled down
properly before entering the second stage, and then the output of the second stage is
multiplied by the inverse of the scale factor. However, this will cause the quantization noise
to be amplified also. The performance of the pratical 2-1 cascaded modulator is not as good
as that of an ideal third-order modulator predicted by Eq. (4.10).
4.6System Architecture of Delta-Sigma A/D Converters
In the previous sections of this Chapter, we have introduced the basic principles of
delta-sigma modulation and different modulator structures. The typical system architecture
of delta-sigma A/D converters will be described in this section.
The typical system architecture for a delta-sigma ADC is shown in Figure 4.11.
Here, the input signal xin(t) is fed to an anti-aliasing filter with a cutoff frequency f0 to
produce a frequency band-limited signal xe(t). The signal is sampled and held at the50
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Figure 4.11: Block diagram of an oversampling A/D converter
sampling frequency fs, which is OSR times as large as the frequency 2f0. The sample-and-
hold stage is optional in this architecture. The resulted sampled-and-held signal xsh(n) is
then applied to a A modulator. In the digital output xdsm(t) of the modulator, the
quantization noise is shaped by the loop(s) of the modulator. To remove the out-of-band
noise, a digital decimation filter is used as shown in Figure 4.11. Conceptually, one can
think of the decimation process as first reducing the out-of-band quantization noise through
a digital low-pass filter, resulting in the signal xip(n); then resampling the signal xip(n) at a
sampling frequency of 2f0, to obtain xd(n), by simply keeping samples at a submultiple of
the OSR and throwing away the rest.
An example of the signals and their corresponding spectra is shown in Figure 4.12.
In this example, the AZ modulator is assumed to be a single-bit one and an OSR of 6 is
assumed for clarity. In the figure, the input signal xin(t) is omitted for simplicity and the
signals xip(n) and xd(n) are shown in their corresponding analog forms. The frequency w is
normalized to the frequency of 2f0 for xd(co) and fs for the rest of the signals. It should be
noted that the decimation process does not result in any loss of information, since the
bandwidth of the original signal xin(t) was assumed to be f0. In other words, the signal
xip(n) has redundant information since it is an oversampled signal. After the decimation,51
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Figure 4.12: An example for signals and their spectra in a
delta-sigma A/D converter
the final signal xd(n) has a typical multi-bit resolution, for example, 16- or 18-bit resolution
in digital audio applications.52
4.7Conclusions
By applying oversampling and noise shaping technique to data conversion, delta-
sigma A/D converters can achieve very high resolution for relatively low-frequency
signals. There exists a wide variety of structures that can be chosen for delta-sigma
modulators. Each structure has its own advantages and disadvantages. A specific structure
may be chosen based on the requirements on oversampling ratios, resolution, circuit
complexity, and circuit tolerances. In the next Chapter, cascaded delta-sigma modulators
will be discussed in detail, and adaptive algorithms will be introduced to compensate for
the noise leakage caused by analog circuit imperfections.53
Chapter 5. Adaptive Compensation of Analog Circuit Imperfections
in Cascaded Delta-Sigma Modulators
From the material presented in Chapter 4, we know that the performance of
cascaded delta-sigma modulators suffers from the noise leakage caused by the mismatch
between the analog implementation of the NTFs and their digital counterparts in the error
correction logic. In this Chapter, the analog circuit imperfections in delta-sigma modulators
are examined first. The noise leakage in cascaded modulators is analyzed next. Then, an
on-line adaptive compensation scheme is presented. Finally, LMS and BLMS adaptive
algorithms are described at the end of this Chapter.
5.1 Analog Circuit Imperfections in Delta-Sigma Modulators
In Chapter 2, analog circuit imperfections in SC circuits were presented and a wide
variety of compensation schemes was introduced. Among these nonidealities, finite opamp
gain, capacitor ratio error and incomplete opamp settling are the most serious error sources
in delta-sigma modulators, especially in cascaded structures.
$i$z
Figure 5.1: A parasitic-insensitive switched-capacitor integrator.54
Figure 5.1 shows a parasitic-insensitive switched-capacitor integrator and the
nonoverlapping clock signals. The integrator consists of one operational amplifier
(opamp), four switches and two capacitors. The circuit is operated as follows: when 1:01 is
high, capacitor Cl is charged to C1Vin(n). When 02 is high, C1 is effectively turned around,
and the discharge now occurs through the ground node rather than the signal node. The
charge stored on Ci is transferred to Cf Assuming that all analog components used in this
integrator are ideal, the integrator has a transfer function H(z) = C 1/ Cf z
1 1
/ (1z)
in the z-domain. A complete expression of the transfer function H(z) with consideration of
the nonidealities, such as finite opamp gain, capacitor ratio error and incomplete opamp
settling is given by
H(z) = k(1a)z 1
Cf
1
CI
A Z Cl
(5.1)
where A is the dc gain of the opamp, C1 and Cf are the nominal values of the input and
feedback capacitors and a = A-1 + Cl /Cf. A-1 + A. A is the capacitor ratio error. Also, k is
the gain error scale factor caused by incomplete opamp settling in the integrator [42].
As can be seen from Eq. (5.1), the gain error is caused by capacitor mismatch, the
finite dc gain of the opamp and incomplete opamp settling. The integrator pole error is only
caused by the finite opamp gain [43][44]. Typical value of the opamp gain is 60 -70 dB
and the capacitor ratio mismatch is about 0.5% in most of present fabrication technologies.
Therefore, the pole and zero errors are in the order of 10-3.
The settling behavior of the SC circuits is mainly determined by the nonzero on-
resistance of switch, the slew rate and the unity-gain bandwidth of the opamp. The settling
can be divided into two parts: first, signal-dependent nonlinear settling and then, signal
independent linear settling. The nonlinear settling is due to the opamp slewing and/or to the55
fact that the characteristic of the switched devices is operating-point dependent. If the
integrator does not settle fully but is in a linear settling process at the end of the sampling
phase, the resultant error will show up as a gain error in the transfer function of the
integrator. However, if the settling is still a a nonlinear process, the resultant error will
generate harmonic distortion. In this rest of this thesis, it is always assumed that the settling
of SC circuits is a linear process if it is not completed. Under this assumption, the
incomplete opamp settling of the SC circuits only causes integrator gain error, and the
analysis of its effect becomes very simple. In the rest of this thesis, analysis is concentrated
on the effects of finite opamp gain and capacitor ratio error in SC circuits and delta-sigma
modulators specifically.
Figure 5.2: The block diagram of a practical first-order delta-sigma. modulator.
The block diagram of a practical first-order delta-sigma modulator is shown in
Figure 5.2. In this diagram, a SC integrator with a nominally unity gain factor is modeled
with consideration of finite opamp gain and capacitor ratio error, assuming that the
mismatch between the input and feedback capacitors is A. A is the dc gain of the opamp and
ob is the gain error for the feedback DAC. The quantizer is modeled as an additive noise
source. The output of the modulator y then can be represented approximately asY(z) = U(z)z
1
+ E(z)(1z
1)
+ E(z)z
1(2A -1
+ Sb + A)-E(z)z2(A-1
+ Sb + A) . (5.2)
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Compared with the ideal output of the first-order modulator given in Eq. (4.4), there are
two extra unshaped quantization noise terms in the practical output. This opamp finite dc
gain A, capacitor ratio error A and the feedback DAC gain error ob are all contribute to
these terms. From Eq. (4.3) and Eq. (4.5), it can be concluded that when the opamp dc
gain is comparable to or larger than the oversampling rate, the increase of in-band
quantization noise resulting from the finite opamp gain is only 1 dB and can be neglected
[21]. But, in practice, the opamp dc gain is always designed to be much larger than the
OSR in order to improve the noise and linearity performance of the opamp.
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Figure 5.3: The block diagram of a practical second-order modulator.
The analysis of noise leakage in a second-order modulator is much more
complicated than that in a first-order modulator. Software Maple was used to simplify the
analysis. The program in Maple for the noise leakage analysis in a second-order modulator
is listed in the Appendix. Figure 5.3 shows the block diagram of a specific second-order
modulator, whose nominal integrator gains are 1/2 and 1. Al and A2 are the capacitor
mismatches between the input and feedback capacitors of the first and second integrators,
respectively. Sa and Sb are the DAC gain errors caused by capacitor mismatch. Al and A257
are the dc gains of the opamps in first and second integrators, respectively. In this case, the
output of the second-order modulator is given by
Y(Z) = z U(z) + ( 1z1)2E(Z)+ E(z)II error(z), (5.3)
where the error factor Hror(z) is given approximately as
Herror(Z) = 1/(2A02)[1/(2A1) + 1/A2](1 z 1) (5.4)
+(1 /A2+A1+ A2 Sa)(1z-1)2
+ [-3/(2A1)1/A2+ 2A1+ 28a28b](1z-1)3
The finite dc gain of the opamps and the capacitor ratio errors produce the error terms,
which include unshaped, first-, second- and third-order shaped quantization errors, in the
output of the modulator. Higher-order shaped errors are so small that they are negligible in
the equation. It should be noted that the dc gains of the opamps in the two integrators are
of equal importance in determining the unshaped error. The first-order shaped error is
inversely proportional to the dc gains of the opamps, while the unshaped error is inversely
proportional to the product of the opamp dc gains. The second- and third-order shaped
errors are dependent on both the finite opamp gains and capacitor mismatch. The
requirement for the dc gains of the opamps for second-order modulators is of the same
order as that for first-order modulators. The capacitor mismatch has the same effect on the
second- and higher-order shaped quantization noise terms as the finite opamp dc gain.
The analysis of the analog circuit imperfections in AE modulators shows that the
finite dc gain of opamp causes gain and pole errors of the integrator, while capacitor
mismatch only introduces gain error. Both gain and pole errors have little effect on the
performance of a single-loop modulator, provided that the opamp dc gain is comparable to
or larger than the oversampling ratio and the capacitor ratio error is smaller than the inverse
of the OSR [3].58
5.2 Noise Leakage in Cascaded Delta-Sigma Modulators
In the last Section, the analog circuit imperfections in delta-sigma modulators were
examined. The analysis showed that the performance degradation of single-loop delta-
sigma modulators is negligible if the dc gain of the opamps is larger than the OSR of the
modulator and the capacitor mismatch is smaller than the inverse of the OSR. However, in
cascaded (MASH) modulators, these imperfections cause the uncancelled quantization
noise to leak to the output of the cascade, which severely limits the overall performance of
MASH modulators.
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Figure 5.4: The block diagram of a fourth-order (2-1-1) cascaded modulator.59
The block diagram of a fourth-order modulator constructed from a cascade of a
second-order and two first-order modulators is shown in Figure5.4,where the numbers in
parentheses(2-1-1)refer to the orders of the individual loops[45].In this MASH
modulator, the quantization errors from the first and second stages are fed to the second and
third stages, respectively. All three outputs from the three stages are then fed to the error
correction logic to eliminate the quantization errors originally from the first and second
stages. Using the linear model for quantizers given in Eq.(4.1),the ideal outputs of three
stages can be written as
12
Y1(z) =Z-2U(Z) + (1Z) E1(z)
Y2(z) E1(z) +(1- z1)E2(Z)
andY3(z) =E2(z) +(1 1)E3(Z) .
(5.5)
(5.6)
(5.7)
After the quantization error cancellation in the error correction logic, the ideal output of
the MASH modulator can be derived to be
Y(Z) = Z
-1 -2U(Z)
+ (1Z )
4
E3(Z) (5.8)
Eq.(5.8)shows that, in this2-1-1cascaded modulator, only the quantization error from the
last stage shows up in the ideal output and is fourth-order shaped by the last loop and the
logic.
As mentioned before, the capacitor ratio mismatch and finite opamp gain in the
switched-capacitor integrators and feedback DACs cause incomplete cancellation of the
quantization errors coming from the first and second stages, resulting in noise leakage in
the cascaded modulator output. The noise leakage for an individual first- or second-order
modulators has been discussed in the last Section. The overall noise leakage in this MASH
modulator can be derived from Eq.(5.2)and Eq.(5.4),and approximately expressed as60
N 1(z) = E 1(z)[1 / 2A 11A21 +(1 /2A11+A(1-1) (5.9)
+ (1/A2 +Ai +A2 -5a)(1-z
2
+(-3/2A-11A-21+2A+28a-256)(1-z-1)3i
1
1 2
+ E2(z)k2A 3-1 + oc+ A 3)-zA3-1+ oc + A3 z
1 3 + E3(z)k2A 41 + od+ A4)-z- A41+ oc/ + A)1(1-z) 4
where Al and A2 are the dc gains of the opamps in first and second integrators in the first
stage, while A3 and A4 are those in the second and third stages. E1, E2 and E3 are the
quantization errors from the first, second and third quantizers, respectively. Al, A2, A3 and
A4 are capacitor ratio mismatches in the integrators in the first, second and third stages,
respectively. 8a, 8b, Sc and 8d are DAC gain errors in different stages.
From Eq. (5.9), it can be seen that, in a MASH modulator, capacitor mismatch
errors in both integrators and feedback DACs cause a leakage of noise to the overall
modulator output, which is shaped to the same order as (or to an order higher than) that of
the first stage in the cascade. Finite opamp gains introduce both a leakage that is shaped to
an order less than the order of the first stage in the cascade and higher-order shaped
leakages.
Assuming that the opamps in different stages have the same dc gain A, that the
possible maximum capacitor mismatch is A, and that the quantizers in all three stages have
the same quantization error E, the noise leakage as given in Eq. (5.9) can be simplified. In
the worst case it can be written as
./-2 -1 _1 _12 -1 3
N
1(z) =
2
+-3A(1-z) +(2A-1
2
+ 3A)(1 )+ -+ 6A (1 -z
A2 ) ]E(z)
(5.10)61
The resulting in-band quantization noise leakage power, relative to the power of a sine wave
with a peak-to-peak amplitude of 2 volts, is given by
IC
2 4 2 6 2
N2 1
2,7[(2A-1+ 30) +
27c
+60) .(5.11) 0
60SRA
420SR
3A2150SR
5
210SR7
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We can see from the equation that the unshaped noise error is inversely proportional to the
fourth power of A, while the first-order shaped term is inversely proportional to the square
of A. Leakage errors introduced by capacitor mismatch only appear in the second- and
third-order shaped terms.
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Figure 5.5: Dependence of the in-band noise power on the opamp's dc gain.
Figure 5.5 shows the dependence of the in-band noise leakage on the dc gain of
opamps for the 2-1-1 cascaded modulator at the OSR of 32. Assuming that the maximum
capacitor mismatch A is 0.1%, approximately 70 dB of dc gain is required to prevent
performance degradation of the fourth-order modulator. But in most inexpensive CMOS IC
fabrication technologies, a component mismatch of 0.1% is difficult to achieve. If a62
mismatch of 0.5% is assumed, then when the opamp dc gain is higher than 70 dB, the error
caused by capacitor mismatch will be dominant in the leakage and limit the overall
performance of the modulator.
5.3 Adaptive Compensation for Cascaded Delta-Sigma Modulators
As presented in the last Section, the noise leakage caused by finite opamp gain and
capacitor mismatch error limits the possible performance of the delta-sigma modulators.
Using a multi-bit quantizer and internal feedback DACs in the loop can reduce thepower
of the first stage quantization noise and consequently reduces the noise leakage. But the
"inherent linearity" of a single-bit quantizer is lost. The element mismatch in multi-bit
DACs manifests itself by causing harmonics and an increase of in-band noise in the
modulator output. The most popular scheme to overcome this problem is known as
"dynamic element matching" or "fro smatch shaping". But the use of this scheme in the
feedback paths of the cascaded modulator increases the hardware complexity and
consumes more power.
Another approach to eliminate the noise leakage is digital compensation. By
introducing digital compensation filters and adjusting the coefficients adaptively to match
the difference between analog implementations of NTF and their digital counterparts, the
compensation is realized. This process can be done off-line as a calibration procedureor
on-line while the modulator is working. The additional hardware required to realize the
compensation varies widely depending on the compensation algorithm.On-line
compensation usually needs more additional hardware than off-line compensation.
Off-line compensation has been reported earlier in [46]-[48]. In the proposed
scheme, a known signal is applied to the input of the modulator as an adaptation reference
and the digital compensation filters are adapted to maximize the signal-to-noise ratior
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Figure 5.6:The block diagram of a two-stage cascaded
modulator with adaptive compensation.
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(SNR) at the output of the modulator. This also can be done in principle by applying an
input noise or even a zero input and minimizing the noise power at the output. Pseudo-on-
line compensation is achieved in an arrangement of several modulators in which one
redundant modulator is always in the calibration mode.
On-line compensation scheme without using a redundant modulator for a first-order
Leslie-Singh modulator [49] was suggested for the first time in [42], in which a third-order
digital high-pass filter is used to reduce the influence of the input signal, and the
coefficients of the digital compensation filter are estimated from the residual noise power.
A new on-line adaptive compensation scheme was proposed earlier by researchers
in our group in [50][51]. Figure 5.6 shows the block diagram of a two-stage cascaded64
modulator with adaptive compensation. STF1 and STF2 are the signal transfer functions for
the first stage and the second stage of the cascade, respectively; NTF1 and NTF2are the
noise transfer functions. H1 and H2 are error correction filters needed in the MASH
structure. An extra filter Lc is introduced to compensate for the difference between the
NTF1 and its digital counterpart H2. A test signal is added in the first stage of the cascade
at the input of the quantizer. Since the test signal is known, its power in the output of the
cascaded modulator can be measured selectively. The coefficients of the compensation
filter L, are adjusted to minimize the test signal power in the output of the MASH
modulator through an adaptive algorithm, such as a least-mean-square (LMS) algorithmor
a block-least-mean-square (BLMS) algorithm. The reduction of test signal power
corresponds to a decrease of the leakage of quantization noise from the first quantizer,
because the test signal is introduced at the input node of the quantizer, where the
quantization error is produced. As a result, when the test signal power is minimized, the
noise leakage is minimized too.
In general, the compensation can be done by adjusting the coefficients of the filter
Lc to minimize the power of the modulator output. But analysis shows that since the input
signal appears in the output of the modulator, the adaptive algorithm tries to decrease the
input-signal power too, which results in the adaptation process being highly signal
dependent. The introduction of a signal-independent test signal helps to solve this problem.
Random sequence is preferred as the test signal, because it is uncorrelated withany input
signal except itself. Because of the signal independence of the randomsequence, its power
can be determined with high accuracy, even if its power is much lower than the power of
other components in the output signal of the cascade. Furthermore, the randomsequence
can also serve as a dithering signal to improve the idle-tone performance in the first stage.
In practice, pseudo-random binary sequence can be generated by a maximum-length
sequence generator consisting of D flip flops and logic gates.65
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Figure 5.7: The block diagram of a 2-1 cascaded modulator with
adaptive compensation.
To illustrate the general adaptive compensation process, a specific example of a
cascaded modulator with adaptive compensation is described and examined next. As
shown in Figure 5.7, the modulator consists of a second-order modulator cascaded with a
first-order one. Each quantizer has single-bit resolution. To determine the gain of the linear
model shown in Eq. (4.1) for the quantizer, the empirical model presented in [52] is used,
which assumes that the effective loop gain is forced by the feedback loop to be one. As a66
result, the gain for the quantizer in the first stage is 1/2 and that for the quantizer in the
second stage is 1. The errors caused by finite opamp gain and capacitor mismatch are
included in the model for the integrators and for the feedback DACs. In this particular case,
the digital error correction filters H1 and H2 have transfer functions equal to 1 and (1-z-1)2,
respectively.
In an ideal 2-1 delta-sigma modulator, the quantization noise from the first stage is
cancelled in the error correction logic and the noise from the second stage is third-order
shaped. But in reality, finite opamp gain and capacitor mismatch cause incomplete
cancellation of the quantization noise. The noise leakage in the output of this 2-1 cascaded
modulator is given by
N1(z) = E1(z)11/2A,I1A2
1+(1/2A11+A
2(1
)
+ (1/A2 ++ A2 8a)(1 z
1)2
+(-3/2A-11 A21+2A1 + 28a 28b)(1 zi)3]
1(2A 3-1 1 + E2(z)[z + Sc oc + A3+8c + A3)]
(5.12)
Again, assuming that the opamps in all stages have the same dc opamp gain A, the
maximum capacitor mismatch is A, and the quantizers in both stages have the same
quantization error E, the noise leakage in the worst case can be written as
-23 -1 I
1)2
-I
E(z), (5.13) (z) + -A - z) + (2A-1 + 3A)(1- z - 6A 1- z)
1 2 2 2A
where the higher-order shaped leakage terms are so small that they are negligible in the
noise leakage.
As shown in Figure 5.6, in the adaptive compensation scheme, a digital FIR filter
Lc is introduced to compensate the difference between the NTF for the first stage and its67
digital counterpart. We constrain Lc to the class of finite impulse response (FIR) filters for
simplicity in both hardware and stability analysis. Another advantage of using an FIR
compensation filter as Lc is that its coefficients can be easily adjusted by an adaptive
algorithm. In this particular case, a four-tap FIR filter, which includes four multipliers, four
adders and three delays is sufficient to compensate the unshaped, first-, second- and third-
order shaped noise leakage for the 2-1-1 cascaded modulator.
The compensation can be performed after decimation by introducing a second
decimation filter. As a result, a reduction of power consumption for the compensation filter
and adaptive algorithm is achieved, because the filter and algorithm are operating at the
Nyquist rate of input signal which is much lower than the sampling frequency. However,
power saving only incurs when the reduction of the power consumption in the
compensation filter and adaptive algorithm implementation circuit is larger than the extra
power consumed in the second decimation filter. Obviously, more hardware is needed if
compensation is performed after decimation. Figure 5.8 shows the block diagram for
adaptive compensation after decimation.
test
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Figure 5.8: The block diagram for adaptive compensation after decimation.68
5.4 Adaptive Algorithms
As mentioned in previous Sections, the coefficients of the compensation filter are
adjusted through an adaptive algorithm. Various algorithms for adaptive FIR digital
filtering have been studied by researchers. One of the well-known adaptive algorithm
developed using the gradient technique, the Widrow-Hoff least-mean-square (LMS)
algorithm [53],is being widely used because of its relatively simple realization.
Considerable research effort has been directed toward realization of an adaptive algorithm
using the block digital filtering technique [57] where the system signals are processed in
blocks. Several block FIR adaptive algorithms have been introduced, including the block-
least-mean-squares (BLMS) algorithm proposed by Clark et al. in [58][59]. Another family
of powerful adaptive algorithms is known as recursive-least-squares (RLS) algorithms.
Using RLS technique, Ljung et al. proposed the fast Kalman algorithm [54] [55], which
recursively updates a "correlation" matrix inverse and results in a considerable reduction
in operations compared to the regular LMS method [56]. In this Section, the LMS and
BLMS algorithms are introduced and adaptations with test signals are presented.
The standard adaptive compensation scheme for a two-stage cascaded modulator is
shown in Figure 5.9. The signal yid represents the ideal MASH modulator output. Its
expression in the z-domain is Yid = U STF + Q2 NTF,where U and Q2 are the input
signal and the quantization error from the second stage of the modulator, respectively. q1
is the quantization error from the first stage. L represents the difference between the analog
implementation of the NTF for the first stage and its digital counterpart. We choose an M-
1 tap FIR filter whose impulse response is 12/(z) = /0 + /iz+ /2z++ lmM -1
as
1)
asthe compensationfilterLc. The coefficients can be described by a vector
= [10, 11, 12, ..., 1m 1]T.Therefore, the output of the cascade can be written as69
l'c(z) = U(z)- STF(z) + Q2(z) NTF(z) + Q i(z)(L(z)L c(z)) . If Lc = L, the noise leakage is
cancelled.
Yid
V
1
1
L
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LMS
algorithm
Figure 5.9: Standard adaptive compensation scheme.
Y
In adaptive algorithms, the objective is to minimize either the error signal e or an
appropriate function of e by adjusting the coefficients of the compensation filter. The LMS
or BLMS algorithm minimizes the function J(n) = E(e2(n)) by updating the
compensation filter coefficients l to decrease the absolute value of the estimated gradient
of J(n) with respect to 1. In our case, the signal y, is the signal e. Assuming that yid is
uncorrelated with the quantization error q1, using vector notation, the gradient of J(n) is
given by
a 2 V J (n) =E(), c.(n)) = 2 E(yc(n) qi(n)), (5.14)
where q(n) = [qi(n), qi(n1), 2),..., M + 1)]
T
.Since we cannot
calculate the expectation in Eq. (5.14), an approximation for the gradient of J, which is
called noisy gradient estimate, is used in the LMS algorithm. It is given by70
VJ(n).,--2yc.(n) (5.15)
This estimate leads to the LMS update equation given by
)(n + 1 )=)(n) + yyc(n)41(n). (5.16)
For each update of the coefficients, 2M multiplications and M additions are needed. The
convergence of the coefficients is controlled by an adaptation constant y.
In order to reduce the hardware complexity, the update equation can be simplified
by using an adaptation constant 7 controlled by the sign of the gradient estimate leading to
the sign-LMS (SLMS) algorithm
)(n +1) =)(n)+y sign(ye(n) ,Ti(n)) = )(n) + y sign(yc(n)) sign(Fi(n))
(5.17)
Compared to the LMS algorithm as given in Eq.(5.17),2M multiplications are saved in
the SLMS algorithm. Furthermore, if 7 is chosen to be equal to the LSB of the filter
coefficient multiplier, the M additions can be replaced by up-down counting operations,
which are easy to implement. The convergence speed of the SLMS algorithm is slower
than that of the LMS, because the adaptation constant y has to be very small in order to
keep the steady-state error low. The steady-state error is caused by the noisy gradient
estimate and manifests itself by random fluctuations of the filter coefficients. Smaller y
requires higher resolution of the compensation filter coefficients, resulting in increased
hardware complexity.
The steady-state error can be reduced in the BLMS algorithm without significant
increase in hardware complexity. Therefore, the coefficient resolution can be determined
by the necessary filter accuracy regardless of the adaptation constant 7. The BLMS
algorithm operates similarly to the LMS algorithm, except that the update is not performed71
at each sample but only after a given number of samples K. The gradient of J(n) is estimated
by an average over K samples, resulting in a more accurate estimate. Choosing K properly
helps to limit the steady-state error in a required range while keeping the necessary
resolution of the compensation filter coefficients. The BLMS gradient estimate for the time
constant n is
a 2 V J(n) =
2k. yc(nk) qi(nk),
k=0
K-1
for n larger than K-1. The corresponding coefficient update equation is given by
K-1
1(n + 1)=1(n) + y yc(nk)cri(nk).
k=0
(5.18)
(5.19)
The previous derivation is based on the assumption that the quantization error q
from the first stage is uncorrelated to the ideal output yid of the cascade, which is composed
of the input signal u and the attenuated quantization error q2. However, in MASH
modulators, this assumption doesn't hold. As mentioned in the last Chapter,ql is not a
strictly additive white noise, and it actually shows some dependence on the input of the
quantizer in the first stage, which includes the input signal to the modulator. This
dependence will cause the adaptive algorithm to remove not only the noise leakage but also
the modulator input signal. As a result, the algorithm can not converge to the minimum
mean-square-error approximation of L.
In order to overcome this problem, a test signal is introduced as an adaptation
reference. As shown in Figure 5.6, since the test signal is introduced at the input node of
the quantizer in the first stage, where the quantization error q1 is generated, a minimization
of the test signal power in the output of the cascade corresponds to the minimization of the
noise leakage. A random sequence is a good candidate for the test signal because it isqi+ test
Yid
1
BLMS
algorithm
test
Figure 5.10: The modified adaptive compensation scheme
with a test signal.
yc
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uncorrelated with any signal except itself. The choice of a random sequence as the test
signal also guarantees that the adaptation reference is uncorrelated with either input signal
or the quantization errors q1 and q2. The modified adaptive compensation scheme with test-
signal input is shown in Figure 5.10. The corresponding update equation for the BLMS
algorithm is given by
K-
)(n + 1)=)(n) +y I y c(nk) (te st(nk)),
k =0
where the output of the MASH modulator yc is
(5.20)
Y c(z) = U (z) STF (z) + Q2(z) NTF (z) + (Q1(z) + Test(z))(L(z)k(z))
(5.21)
If we use a random binary sequence as the test signal, the convolution operationcan
be simplified to a summation of K samples of the output signal, where the sign of the73
summation changes according to the sign of the binary test signal. We can also perform the
update with a constant step as described for the SLMS. Then the update equation becomes
iK -1
7(n + 1)=7(n) + y sign yc(nk) sign(test(nk)), (5.22)
=o
resulting in the sign-BLMS algorithm. This adaptation requires KM additions for each
update.
The minimum length of the compensation filter is determined by the quality of the
analog circuitry and the required performance. The (B)LMS minimizes the mean square
error (MSE) of the output signal. After the convergence of the algorithm, the adaptive
compensation filter Lc will have a transfer function approximated in the MSE sense to the
actual noise leakage transfer function L, if the test signal has a white power spectrum
density. Hence, the algorithm tries to match Lc to L with a constant sensitivity for errors
over the whole spectrum and doesn't pay special attention to the in-band portion of the
noise. In delta-sigma modulation, the total quantization noise power from a noise-shaped
loop may be larger than that from a lower-order shaped loop, although the in-band noise
power is less.
5.5 Conclusions
In this Chapter, the analog circuit imperfections in delta-sigma modulators, such as
finite opamp gain, capacitor ratio mismatch and incomplete opamp settling of switched-
capacitor circuits, were examined. The noise leakage caused by these imperfections limits
the performance of cascaded modulators for present fabrication technologies. An on-line
adaptive correction scheme was presented to compensate for the imperfections in cascaded
modulators. LMS or BLMS adaptive algorithms can be employed in the compensation
scheme to make the system insensitive to process and temperature variations. In the next74
Chapter, a 2-0 cascaded delta-sigma modulator with adaptive compensation will be
designed and implemented.75
Chapter 6. A 2-0 Cascaded Modulator with Adaptive Compensation
In Chapter 5, the noise leakage caused by analog circuit imperfections in cascaded
delta-sigma modulators was analyzed and an adaptive compensation scheme was proposed.
In this Chapter, a 2-0 cascaded delta-sigma modulator with adaptive compensation is
described. In the cascade, a single-bit second-order modulator is designed as the first stage
and a commercial multi-bit pipeline ADC is taken as the second stage. A pseudo-random
binary sequence is generated by an on-board maximum-length sequence generator as the
test signal. The error correction filters, an adaptive compensation filter, and a SBLMS
algorithm are implemented in software. Experimental results show that, after the adaptive
compensation, the performance of the 2-0 cascaded modulator is improved by about 12 dB
in signal-to-noise-and-distortion ratio (SNDR) for an oversampling ratio (OSR) of 4, and
by about 9 dB for an OSR of 8.
6.1 Design Motivation and Design Goals
One of the most important trends in VLSI system integration is the shift from signal
processing in the analog domain to that in digital domain. The shift calls for high
performance A/D converters that can satisfy both dynamic range and bandwidth
requirements. Delta-sigma A/D converters can provide high resolution at an OSR of 64or
128 [60][61]. But the achieved signal bandwidth is limited by the oversampling nature of
these converters. On the other hand, Nyquist-rate ADCs can achieve high signal bandwidth,
but only provide medium resolution [63] [64].
Architectures that combine features of both delta-sigma and Nyquist rate ADCs are
very desirable in order to achieve both high-resolution and high-bandwidth. An
architecture consisting of a delta-sigma modulator cascaded with a pipelined ADCwas
invented and implemented in [65][66]. In the implementation, a second-order 5-bit76
modulator was taken as the first stage to reduce the noise leakage in cascaded structures.
However, the use of a multi-bit modulator makes the linearity of the ADC limited by the
harmonic distortion resulting from the element mismatch in multi-bit feedback DACs.
Therefore, a randomizing or shaping scheme is needed to achieve dynamic element
matching and thus improve the static and dynamic linearities of the multi-bit DACs. The
introduction of the scheme greatly increases the complexity of the ADC and decreases the
conversion rate.
Another method to reduce the noise leakage is the on-line digital adaptive
compensation technique as proposed in Chapter 5. It is of great interest to industry, since
ADCs' performance and system integration are limited more and more by the analog circuit
nonidealities. In this Chapter, a 2-0 cascaded delta-sigma modulator with adaptive
compensation is designed and implemented to verify the effectiveness of the compensation
scheme. As a result of discussion with some CDADIC (NSF Center for the Design of
Table 6.1: Modulator design specifications.
Parameters Specifications
Power supply (Vdd) 5 V
Peak SNDR 65 (80) dB
Input signal swing 2.5 V2.5 V
Signal bandwidth 50 Hz62.5kHz
(125 kHz)
Oversampling ratio (OSR) 4 (8)
Technology 1.2 pm CMOS
Clock frequency 1 MHz77
Analog/Digital ICs) industrial members, typical specifications for the 2-0 cascaded delta-
sigma modulator were obtained and are shown in Table 6.1.
6.2 System Structure
L
2nd-order
STF, NTF
test
Y
SBLMS
algorithm
Figure 6.1: System structure of a 2-0 cascaded modulator
with adaptive compensation.
test
The block diagram of a 2-0 cascaded modulator with adaptive compensation is
shown in Figure 6.1. The cascade is constructed from a single-bit second-order modulator
cascaded with an external multi-bit pipeline ADC. A test signal is added to the second-
order modulator at the input of the quantizer. The output from the second integrator in the
second-order modulator is fed to the second stage as its input. The digital output of the first
stage is subtracted from the digital output of the second stage. The residue is processed in
an error correction filter (1-z-1)2 and a leakage compensation filter Lc. Coefficients of the
filter Lc are adjusted through a SBLMS algorithm using the test signal as an adaptation
reference. After the convergence of the algorithm, the compensation filter Lc will have a
transfer function approximately equal to the actual difference between the analog78
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Figure 6.2: Block diagram of a general second-order delta-sigma modulator.
implementation of the NTF and its digital counterpart (1-z-1)2. As a result, the noise
leakage is minimized in a least-mean-square sense.
The block diagram of a general second-order delta-sigma modulator is shown in
Figure 6.2. In the diagram, the single-bit quantizer (comparator) is modeled as a gain stage
plus an additive noise source. The output of the modulator y in the z-domain is given by
-1
Y(z) =[(U(z)bY(z))
aiz
-1b2Y(z)
a2z
-1g + E1(z) . (6.1)
1 -z -z
Solving Eq. (6.1), we get
Y(z) G(z) = Z 1U(z) a1a2g +i(z)(1 z
1
)
2
, (6.2)
where G(z) = 1 + z1 (b2a2g2) + Z-2(1 + aibia2gb2a2g).
To determine the quantizer gain g, the empirical model presented in [52] is used.
By assuming that the effective loop gain is forced to be 1 by the feedback loop, the gain
factor of the comparator is g = 1 /(a a2b ).Substituting g with 11(aia2bi) in the
expression of G(z), we get79
2
2
G(z) = 1 +Z-1(2)
- 2
+
h1 a
L
bl
(6.3)
and Y(z) G(z) = [2 .U(z) /b1+
-1
(Z)(1 )
2
. (6.4)
As mentioned in Chapter4,in a delta-sigma modulator, the input signal should go through
the modulator without any attenuation at low frequencies. To achieve the desired modulator
performance, it can be derived from Eq.(6.3)and Eq.(6.4)that the gain factors must satisfy
bi=1 and b2=2al. Under this condition, the output of the modulator y can be written as
Y(z) = Z 2U(z) +(Z)(1z1)2. (6.5)
The second integrator output x2 can be expressed as
X2(z) = Z2 U(z) +(Z)
12) Ei (Z)aia2 (6.6)
It should be noted that the assumption made for g is only true for input signals at low
frequency. The actual STF shows a slight frequency dependence resulting from the
frequency variation of g.
Variations of the feedforward parameters al and a2 have drastic effects on the
internal signal ranges of the modulator. The output signal range of the first integrator can
be made lower by using a smaller gain factor al. As we will discuss later, the noise floor in
a delta-sigma modulator is mainly limited by kT/C noise from the input branch of the
modulator. A large input capacitor must be used to achieve the required dynamic range.
Therefore, a smaller gain factor al will require a larger feedback capacitor which results in
larger chip area. In general, the choice of the gain factor a2 is arbitrary without generating
harmonic distortion in a single-bit second-order modulator, because the second integrator
is followed by a comparator. But in the design of the 2-0 cascaded modulator as shown in
Figure6.1,the choice of a2 is crucial, because the second integrator output is used as the5
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Figure 6.3: Comparison of integrator output probabilities for two
different structures with sinusoidal input 3 dB below full scale
input to the external multibit ADC, which has a limited input signal range. Therefore, in
our modulator, both gain factors al and a2 must be designed carefully to keep the possible
maximum output of the second integrator within the input signal range of the external
ADC.
A second-order modulator architecture was proposed by B. E. Boser in [21], where
the value 1/2 was used for both gain factors al and a2. The internal signal ranges in this
architecture are considerably smaller than those in a conventional architecture with gain81
factors of 1 for both al and a2. We find that the signal ranges can be made even smaller if
1/4 and 1/2 are used as gain factors for al and a2, respectively. Figure 6.3 shows the
simulated probability densities of the internal signals for both Boser's and the improved
structures. In the simulation, the input signal of the modulator was 3 dB below full scale,
and x1 and x2 were the outputs of the first and second integrators, respectively. It can be
seen from the drawings that the output signal range for the second integrator is only slightly
larger than one-half of the full-scale modulator input in the improved structure. The values
a1=1/4 and a2=1/2 were found from the simulation to be the proper gain factors to prevent
the external multi-bit ADC from overloading.
6.3 Noise Leakage Compensation
The block diagram of the 2-0 cascaded modulator with adaptive compensation is
shown in Figure 6.4. A practical model with considerations of opamp finite gain and
capacitor ratio error is used for each of the SC integrators in the diagram. Ai represents the
mismatch in the feedback factor and Ai represents the dc gain of the opamp in each
integrator. oa and ob are the gain errors for the first and the second feedback DAC
respectively. The quantizer in the modulator is modeled as a gain stage plus an additive
noise source. Because in this 2-0 cascaded structure, the second-order modulator has
nominal gain factors of a1=1/4, a2=1/2, b1 =1 and b2=1/2, the effective gain for the
comparator is 8. Only the second integrator output is fed as the input to the second stage in
order to simplify design of interstage circuit. This simplification results in a loss in dynamic
range (DNR) of the modulator, because the output of the multi-bit ADC needs to be
amplified by a factor of 8, as well as the quantization noise. The amplification is needed for
the cancellation of the first stage quantization error in the error correction filters. We accept
this degradation because the main purpose of the project is to show the effectiveness of the
adaptive leakage compensation scheme rather than to design an ADC with optimized DNR.82
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Figure 6.4: Block diagram of the 2-0 cascaded modulator with
adaptive compensation
A test signal was introduced at the input of the comparator as the adaptation reference. A
pseudo-random binary sequence was chosen as the test signal.
In the diagram, signals y1 and y2 in the z-domain are given as (6.7)
Y1(z) = Z-2 U(Z) + ( ( 1Z1)2+ Ni(Z)) (Ei (z) + 8Test(z)) (6.8)
and Y2(z) = 8E2(z)8 Test(z) E1(z). (6.9)Without compensation, the output of the modulator y is given as
Y(z) = Z
-2 _1
U(Z) + (1Z)
2
8E2(Z) + Ni(Z) (E1 (z) + 8Test(z)), (6.10)
where N1(z) can be expressed as follows
N1(z) = 1 /81111A21 + (1/4,411 + 1 /2A21)( 1 z 1)
+(1/2A11 +A21++ A2 8a)(1z-1)2
1 1 1
+(-7/4A1 2A1 + 28a28b)(1z_1)3+
(6.11)
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The expressions for higher-order shaped noise terms are too complicated to analyze even
with the help of Maple. Assuming that the opamps used in the modulator have the swine dc
gainand the possible maximum capacitor mismatch is A, in the worst case the estimated
in-band noise leakage power is given as
4 2 6 2
1 Tc2 N2 + +
2Tc
+3A)+-ic(/1'6A)+ ... 0
960SRA
4
80SR3 A2150SR5 2 210SR7 4 (5.12)
The leakage power is referred to the power of a sine-wave with peak-to-peak amplitude of
2 volts.
The comparison of the estimated maximum noise leakage and ideal quantization
noise for the 2-0 cascaded modulator is shown in Figure 6.5. A second-stage quantizer with
11-bit resolution is used to estimate the performance. An input capacitor of 0.5 pF is used
to estimate the thermal noise power (kT/C). Figure 6.5 clearly shows that first-, second- and
third-order shaped noise leakage have influence on the ideal overall performance of the
modulator at the OSR of 8. The unshaped noise leakage power is much lower than the ideal
quantization noise.84
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Figure 6.5: The comparison of the noise leakage and ideal
quantization noise in the 2-0 cascaded modulator.
As mentioned in Chapter 5, the noise leakage can be compensated by introducing a
digital compensation filter whose coefficients are adjusted through the LMS algorithm. In
our adaptive compensation scheme, the signal y2 is picked up as the input to the
compensation filter. The coefficients of the compensation filter are updated for every K
samples through a SBLMS algorithm. The block diagram for an implementation of the
SBLMS algorithm is shown in Figure 6.6 assuming a third-order FIR filter is able to
compensate the noise leakage. The corresponding coefficient update equation is given by
(IC 1
6(n + 1)=C(n)y signy(n k) test(n k),
Ic=o
(6.13)
where= [G0, G1, G2,G3]T. The operation of the SBLMS isas follows: for the
calculation of a coefficient Gi, the test signal is delayed by i clock cycles. Each sample oftest
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Figure 6.6: Block diagram for the implementation of SBLMS algorithm.
the modulator output y is accumulated if the sample of the delayed test signal is +1.
Otherwise, y is substracted from the stored sum For every K clock cycles, the sign bit of
the accumulator output is multiplied by an adaptation constant y, which is determined by
the accuracy of the compensation filter. The output of the multiplier controls an up/down
counter, where the coefficient Gi is generated. The counter is operated once for every K
clock cycles and after the operation the accumulator is reset. Different delays are applied
to test signal for the calculation of each coefficient. The control switches and delays
shown in the Figure can be realized with simple logic gates and clock-triggered registers.
The choice of a binary sequence as the test signal minimizes the possible hardware
complexity for the SBLMS algorithm implementation.
6.4 Prototype Chip Description
6.4.1. The Modulator Design
Based on the analysis in Section 6.2, a switched-capacitor implementation of a
single-bit second-order modulator with gain factors of a1 =1/4, a2=1/2, b1=1 and b2=1/2
was designed. Both the modulator and non-overlapped clock phases are shown in86
Figure 6.7. A delayed clock phase was introduced to operate the modulator input switches,
as well as the second integrator input switches, to reduce the charge injection. The use of
differential structure makes the modulator performance less sensitive to power supply
noise, substrate noise and clock-feedthrough effects.
A test signal input stage is added to the modulator. The binary test signal is
converted to its analog form by the one-bit SC DAC which includes capacitors C3 and Cad,
test signal voltage Vtest and associated switches. Vtest is much smaller than the full-scale
input signal amplitude to avoid comparator overload. The output of the second-integrator
in the modulator and the test signal in analog form are combined at the input of the
comparator. The cross-coupled structure proposed in [19] is used for both the test-signal
converting DAC and the modulator feedback DACs, to guarantee that the reference
voltages of the internal single-bit feedback DACs Vf_ and Vtest see a capacitance lead
independent of logic transitions. The independence is realized by always charging the DAC
capacitors no matter what the modulator output or the test signal is. Then the charge is
transferred to either the positive or negative summing ground node through directional
switches, which are operated by the modulator output or the test signal. The use of this
structure also saves one voltage reference or one capacitor for each DAC compared to the
conventional DAC which requires two reference voltages or two DAC capacitors.
6.4.2.Capacitor Scaling
The scaling of the capacitors is primarily based on the desired kT/C noise level. In
this project, we require 80 dB SDNR at an OSR of 8. To leave enough headroom for other
noise sources, a kT/C noise level 86 dB lower than the full-scale signal level is necessary.
In single-stage delta-sigma modulators, most of the output kT/C noise is produced by the
input capacitors in the first integrator and the DAC capacitors in the outer loop, because the
kT/C noise from other capacitors is shaped by the loop [19]. It has to be noted that the KT/CVref- Vref-
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Figure 6.7: The circuit diagram of the second-oder delta-sigma modulator.
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noise power doubles in a system with a two-phase non-overlapped clock, because the noise
is sampled twice per clock period [79]. In the second-order delta-sigma modulator as
shown in Figure 6.7, the total inband kT/C noise power from Cia or Cib and the DAC
feedback capacitors Cic or Cid is
C,
PkT/C = 10 log10(kT
OSR
2
(1+)dBV.
Cla
Cull (6.14)
For Cia = C-1c =0.5 pF and an OSR of 8, Eq. (6.14) gives a kT/C noise power of -86 dBV
referred to a full-scale sine-wave. In this research project, a fairly large capacitor value, 4
pF, was taken for both the modulator input capacitor Cia (Cib) and the DAC capacitor in
the outer loop Cic (Cid) to provide for the possibility of measuring the modulator
performance at an OSR higher than 8. Since only the minimum-size (1.2x1.2 mm2) chip is
available in our access to the fabrication, the increase of the chip area is not crucial
whenever the total chip size is smaller than 1.2x1.2mm2. Other capacitor values were
determined according to the modulator structure and listed in Table 6.2.
Table 6.2: Capacitor values
Capacitor Nominal value (pF)
Cia (Cib) 4.0
Cic (Cid) 4.0
Cle (Cif) 16.0
C2a (C2b) 2.0
C2c (C2d) 1.0
C2e (C2f) 4.0
C3a (C3b) 2.0
C3 (C3d) 1.089
6.4.3.Operational Amplifier Design
Opamps suited for accurate high-frequency switched-capacitor circuits must have
a high unity-gain bandwidth for fast settling and a high dc gain for accurate settling.
Basically, there are two types of operational amplifiers, single stage (such as folded-
cascade and telescopic) and multi-stage (such as Miller-compensated or RC-compensated
two-stage) opamps. Because single-stage opamps are faster than multi-stage opamps and
their stability doesn't get worse when the loading capacitance increases, they are often used
in SC circuits.
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Figure 6.8: (a) A cascoded gain stage (b) A
cascoded stage with gain-boosting.
In a single cascoded gain stage, as shown in Figure 6.8(a), the dc gain is given by
the transconductance gmi multiplied by the impedance present at the output node and the
unity-gain bandwidth is given by gmi/Cioad This stage can be made very fast by using a
large bias current to increase gmi. But, as a consequence, the output impedances of Ml and
M2 decrease and the dc gain cannot be increased greatly. A technique to boost the dc gain90
of the cascoded stage without affecting the high-frequency behavior was proposed in [67]-
[69]. As shown in Figure 6.8(b), the gain-boosting is based on the improving the cascoding
effect by adding an additional gain-stage between the gate and the source of device M2. In
this way, the output impedance is increased by a factor of Aadd.
A Bode plot is shown in Figure 6.9 for the cascoded stage (Aorig), the additional
gain-booster (Aadd) and the gain-boosted stage (At.t). The dc gain of the cascoded stage
with gain-boosting is increased by a factor of (1+Aadd(0)). For (0>(.01, the output impedance
is mainly determined by Cload This results in a first-order roll-off of Atot((0) Moreover,
this implies that Aadd(w) may have a first-order roll-off for (.0>(02 as long as (02>coi. This
is equivalent to the condition that the unity-gain frequency (04 of the additional gain stage
has to be larger than the 3-dB bandwidth of the original stage (03. (04 could be much lower
than the unity-gain frequency of the original stage (05, but as the additional stage forms a
closed loop with M2, stability problems may occur if this stage is too fast. A safe range for
the location of (04 is (06 > (04 > (03 [69], where (06 is the location of the second pole in the
original stage.
(.0 (log)
Figure 6.9: Bode plots of the cascaded and gain-boost cascaded stagesinp
Figure 6.10: A gain-switchable folded cascode opamp.
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As mentioned in the last Chapter, in cascaded delta-sigma modulators, the finite
opamp gain is one of the factors causing noise leakage. In cascaded modulators whose first
stage is a second-order modulator, when the finite opamp gain is larger than 70 dB, the
noise leakage resulting from capacitor ratio errors will be dominant. In order to verify our
analysis result, a folded cascoded opamp with switchable gain was designed and used invb2D
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Figure 6.11: N Booster.
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the second-order modulator. As shown in Figure 6.10, when the enable signal en is high,
the control switches implemented with transmission gates are on. As a result, the boosters
only provide dc bias voltages to the devices in the middle of the cascode and do not amplify
the ac signal, and thus the opamp is in its low gain mode. When en is low, on the other
hands, the control switches are off and the ac signal is amplified by the boosters. The opamp
is in high gain mode and its dc gain is boosted.
The schematics for the n and p boosters are shown in Figure 6.11 and Figure 6.12,
respectively. In the n booster, devices M1, M2, M3 and M4 form a common-source gain
stage which amplifies the ac signal by a factor of gm/(2gds), assuming all devices have the
same transconductance and output impedance. As the booster provides dc bias for the
PMOS devices in the middle of the cascode, common mode feedback (CMFB) is needed
in the booster to set up the common mode output voltage at a proper level. The devices M5
and M6 form a differential pair to sense the common mode signal at the output. The93
difference between the actual and desired common mode levels is sensed in a common-
mode amplifier, which consists of devices M5, M6, M7 and M8 as input pairs, Ml, M2 and
M9 as active loads, and M10 as a current source. As a result, the error in the output common
mode is reduced by a factor of gm/(2gds).
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In the p booster, besides the differential signal amplifier and the CMFB, a
differential source follower, which consists of devices M12, M13, M14 and M15, is added
to shift the dc voltage to the desired level for biasing the two NMOS devices in the middle
of the cascode. It is well known that there is a doublet in a source follower if the pole at the
output is not cancelled by the zero caused by feedthrough across the driven device [70]. The
presence of the doublet in the p booster will make the opamp phase response worse or even94
make the opamp unstable. Additional capacitors of 0.5 pF are added in the source follower
to achieve the zero-pole cancellation.
Simulation results of magnitude and phase response for the folded cascoded opamp
with and without gain-boosting are shown in Figure 6.13. Because the second integrator
needs to drive not only the loading capacitors but also the pad capacitors, a 40 pF
capacitance load was assumed in the simulation. Both the p booster and the n booster were
designed to have a dc gain of 30. As shown in the Figure, a dc-gain enhancement of 30 dB
(from 60 to 90 dB) is achieved when the boosters are on without affecting the gain or phase
for high frequencies. The unity-gain bandwidth achieved is about 4 MHz and phase margin
is 85 degree in either high-gain or low-gain mode. The simulation results show a good
agreement with the analysis conclusion and the drawing shown in Figure 6.9.
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Figure 6.13: Simulated frequency response for the gain-boosted opamp.95
6.4.4.Other Building Blocks Design
The bias circuit for the opamp is shown in Figure 6.14. A bias current reference
(75uA) is generated off-chip. This circuit provides bias all voltages needed in the opamp.
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Figure 6.14: Opamp bias circuit.
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Figure 6.15 shows the switched-capacitor common-mode feedback (CMFB) circuit
[71]. In the circuit, capacitors Cc are connected in series between the outputs of the opamps.
Capacitors Cs pick up the charge determined by the output common-mode signal and
transfer it to capacitors Cc in every clock cycle. These capacitors and the associated
switches act as a low-pass filter for the output common-mode signal. The actual common-
mode voltage is obtained at node A. The difference between this voltage and the desired
common-mode level vref is generated and amplified in a separate amplifier. The amplifier96
output vcmfb is used to control the NMOS devices at the bottom of the folded-cascode
opamp shown in Figure 6.10. Because the opamp is in the CMFB loop, the amplifier does
not need to have a large gain.
AVDD
Figure 6.15: CMFB circuit.
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Figure 6.16: Comparator schematic.
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The schematic of the comparator [72] is shown in Figure 6.16. Since the comparator
appears after the two loop gain stages in the modulator, its nonidealities are second-order
shaped by the loop in the same way that the quantization noise is shaped. Although
comparator has a property of "inherent linearity" as mentioned before, its metasability and
hysteresis have to be considered carefully in the design [19][21].
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Figure 6.17: Non-overlapping clock generator.
The non-overlapping clock generator circuitry is shown in Figure 6.17. Tunable
delay stages were incorporated in the clock generator so that the non-overlapping interval
can be varied by tuning the injected current.
6.5 Experimental Results
The chip microphoto, test setup and measurement results are shown in this Section.
The effects of parasitic capacitances on the system performance are analyzed.Figure 6.18: Die microphoto.
6.5.1. Chip Microphoto
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The designed single-bit second-order switched-capacitor modulator was fabricated
in the Orbit 1.2 µm CMOS double-poly double-metal process. The microphoto of the
prototype chip is shown in Figure 6.18. The die size is 1900 x 1900m2 and the chip active
area is 1260 x 1260 gm2.
6.5.2.Test Setup
The test setup for the 2-0 cascaded modulator is shown in Figure 6.19. It includes
three printed circuit boards (PCBs). The device under test (DUT) and a 1.0 MHz master
clock is generated by a crystal oscillator on the test board. A commercial 12-bit pipeline
ADC AD9220 [73] was chosen as the second stage of the cascade and placed on a AD922099
evaluation board. The digital outputs from both the second-order modulator and the
pipeline ADC were collected by a data capture board [74], as well as the pseudo-random
binary sequence. The data is then transferred to a PC computer for digital signal processing.
The maximum content of the data capture board is 256K words. The differential input
signal was provided by an Audio Precision System Two-2322. Separate power supplies
were used to provide supply voltages for the analog and digital circuitry, to decrease noise
coupling through the power supplies.
The test setup for the DUT device is shown in Figure 6.20. A differential buffer
stage followed by a RC filter with a short time constant is placed between the signal
generator and the DUT device input. This buffer stage isolates the signal generator from
the switched capacitor in the input sampler of the DUT device, which presents itself as a
dynamic load (a high-frequency transient current) to the signal generator [75]-[77]. The
low resistance (51 ohms) and capacitors between input and ground ensure that the opamps
in the buffer never see the transient nature of the load. The capacitor between the two inputs
enables most of the charge that is needed by one input to be effectively supplied by the
other input. This minimizes undesirable charge transfers to and from the analog ground.
Highly linear NPO capacitors and highly-linear and high-gain opamps (TLE2237CP) are
used in the buffer to reduce the harmonic distortion from these analog components.
The analog ground vagd, the DAC reference voltage vref- and the test signal
voltage vtest- were generated by on-board tunable regulators (LM317T). 1011F tantalum
and 0.033g ceramic capacitors were tied between the pins for the power supplies, the
voltage references and ground. The traces between these package pins and the capacitors
are made as short as possible. This prevents digital supply current transients from being
inductively transmitted to the inputs of the DUT. A tunable delay cell (SN74121) is used100
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to produce a properly delayed clock from the master clock for operating AD9220 and data
capture board.
A differential buffer followed by a gain stage was placed between the analog output
of the DUT device labelled as pad2 and the input of the multi-bit ADC. The purpose of
introducing a buffer stage is to protect the output impedance of the opamp in the
modulator's second integrator from the low input impedance of the external ADC. In the
measurement, it was found that if only a single-ended analog signal pad2+ or pad2- was
taken and fed to the ADC, the signal was corrupted by the ambient noise. To decrease the
noise interference, a differential signal needs to be used as the input to the ADC. This
results in a doubling of the signal range and will overload the ADC. In order to keep the
differential signal within the ADC's input range, the signal was scaled down by 1/2 before
entering the ADC. Hence the digital output from the ADC needs to be amplified by a factor
of 2 to recover the signal. Therefore, the effective accuracy of the ADC in the cascaded
structure is 8 bits.
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Figure 6.21: 20-bit maximum-length sequence generator.103
The pseudo-random binary sequence is generated by a maximum-length sequence
generator (MLSG). As shown in Figure 6.21, the MLSG consists of 20 D flip flops and an
exclusive OR gate arranged in a way to satisfy the characteristic equations given by
Di = Yi,for 18 0 and D19 = Yo 0 Y3.
The generated pseudo-random binary sequence is 1 Megabit long.
6.5.3. Measurement Results
(6.15)
Figure 6.22 shows 32 k-point FFT spectra for the output of the first stage and the
overall output of the 2-0 cascaded modulator. In the measurement, the sampling frequency
was 1 MHz and the input signal was a 3.08 kHz sinusoidal wave whose full-scale amplitude
is 5 volts peak to peak. The in-band quantization noise goes down by about 43 dB after
turning on the second stage.
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Figure 6.22: 32 k-point spectra for (a) the first stage output
(b) the overall output of the 2-0 cascaded modulator.
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Figure 6.23: Measured and ideal SNDRs for an OSR of 4.
Figure 6.23 and Figure 6.24 show the measured signal-to-noise-and-distortion ratio
(SNDR) versus the input signal power before and after compensation, as well as the ideal
performance for a second-order 8-bit single-loop modulator. A 5th-order FIR filter was
used as the compensation filter, and its coefficients were adjusted by the SBLMS
algorithm. The block length was 32k words and the coefficients had 16-bit accuracy. The
test signal voltage was 50 mV. After the compensation, for an OSR of 4, the SNDR is
improved by 12 dB and nearly ideal performance is achieved. The nonidealities of the
cascaded modulators, such as finite opamp gain and capacitor ratio error, are compensated
effectively. For an OSR of 8, the SNDR is improved by 9 dB after compensation. This is 3
dB lower than the ideal performance. Because an external multi-bit ADC was chosen as the
second stage, the output of the second integrator had to be brought off-chip and fed to the105
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Figure 6.24: Measured and ideal SNDRs for an OSR of 8.
ADC. Although the analog output signal was protected by being picked up differentially
and placed in a two-lead shielded cable when fed from the DUT test PCB to the AD9220
PCB, it still suffered from the ambient noise and the thermal noise of the opamps in the
buffer and the gain stage. The performance for an OSR of 8 was limited by these noise
sources.
The 32 k-point FFT spectra of the 2-0 cascaded modulator output are shown in
Figure 6.25 for a -12 dBr sine-wave input before and after compensation. It can be seen that
the in-band quantization noise is reduced by the compensation.
In the measurement results shown in Figures 6.22-6.24, the opamp gain control
switches were on and thus the opamps were in low-gain mode. When the opamps are in106
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Figure 6.25: 32k-point FFT spectra of the modulator output.
high-gain mode, the measured in-band quantization noise power before the compensation
is the same as that when the opamps are in low-gain mode. That is due to the fact that, in
the 2-0 cascaded modulator, when the opamp dc gain is close to or higher than 70 dB, the
effect of capacitor ratio errors becomes dominant in the noise leakage. This agrees with the
analysis result in Chapter 5 for a 2-1-1 cascaded modulator, where a 70 dB opamp dc gain
is needed to achieve -100 dB noise floor.
After the convergence of the SBLMS algorithm, the system shows the same
performance no matter whether the gain control switches are on or off, but there is a
difference in the compensation filter coefficients when the opamps are in their high-gain
mode. The comparison of coefficients is shown in Table 6.3. In the opamp design, the gain-
boosting is achieved by increasing the output impedance, while keeping the input107
transconductance the same. In this research project, since the output of the opamp in the
modulator's second integrator is connected to package pins and fed to an external buffer
stage, the output impedance of this opamp is limited by the leakage current from the
package pads to ground and by the input impedance of the buffer and thus the gain boosting
cannot be obtained for this opamp. However, because the finite gains of the two opamps
play the same roles in the noise leakage function, as shown in Eq. (6.11), the gain-boosting
effect of the opamp in the modulator's first integrator still can be seen in the coefficients'
change. For example, the coefficients G1 and G2 decrease when the opamps are in their
high-gain mode, because the opamp finite gain A2 in Eq. (6.11) contributes a positive error
to the first- and second-order shaped noise leakage terms.
Table 6.3: The comparison of the compensation filter coefficients.
(unit: 1x10-3)
coefficient KO K1 K2 K3 K4 K5
low-gain mode 0.0 1.2 -3.2 -2.1 2.6 -4.4
high-gain mode 0.0 0.7 -4.1 -1.5 4.9 3.2
In order to relax the noise leakage compensation filter, good capacitor ratio
matching was needed in this project. The capacitors whose ratio errors cause noise leakage
were placed in a unit capacitor array and arranged in a common-centroid pattern. Each
array is surrounded by dummy capacitance elements to decrease the undercut effect. The
arrangement can achieve capacitor matching as good as 0.1-0.5% [78], but it also
introduces parasitic capacitances between the capacitors in the array. Even through the unit
capacitors are placed far enough away from each other, the parasitics still exist between
different metal layers. As shown in Figure 6.24, there is a second-order harmonic distortion
spur in the measured spectra. Although it is about -81 dB below the fundamental tone and108
thus does not affect the 2-0 cascaded modulator performance, the most likely reason
causing the harmonic is signal coupling through parasitic capacitances.
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Figure 6.26: The integrator and DAC with some parasitic capacitors.
Figure 6.26 shows the first integrator and the feedback DAC in the second-order
modulator with some parasitic capacitors. Since there are only two metal layers in the Orbit
1.2mm CMOS process, each of them has to connect to one of the capacitor plates, so the
crossing of metal lines cannot be avoided. Among the resulting parasitic capacitors,
principally Cpl and Cpl shown in Figure 6.26 contribute to the harmonic distortion. In the
nth clock cycle, theerror charges Q I and Q2 entering the node A through Cpl and Cpl
respectively can be written as
Qi = Vin(n)- Cp1/2 and Q2 = (V (1V Cp2/2.(6.16) otisn, ouri(n1))109
Qi and Q2 are both signal dependent. The sum of these two error charges is smaller than
either of them, because they partially cancel each other. The residual charge is transferred
to either the positive or negative virtual ground node depending on the output of the
modulator y. This dependence results in the modulation of the residue by the output of the
modulator. The second-order harmonic is generated as the result of this modulation.
Figure 6.27 shows the simulated output spectra for the 2-0 cascaded modulator with and
without these parasitics. Parasitic capacitor values 2.0 fF and 4.7 fF used in the simulation
for Cpl and Cpl, respectively, were determined by the extraction from the layout. The
second-order harmonic goes up to -83 dB below the fundamental tone after the parasitic
capacitors Cpl and Cpl were included in the simulation. This is very close to the
measurement results shown in Figure 6.25.
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Figure 6.27: Simulated spectra for the 2-0 cascaded modulator output.110
6.6 Conclusions
A 2-0 cascaded delta-sigma modulator with adaptive compensation was designed,
and its first stage, a single-bit second-order modulator, was fabricated in the Orbit 1.2 1,tm
CMOS process. A 5th-order compensation filter and a SBLMS algorithm were designed
and implemented in software to compensate the noise leakage in the cascaded modulator.
A pseudo-random binary sequence was generated on-board as the adaptation reference.
Experimental results show that performance improvements of about 12 dB in SNDR for an
OSR of 4, and 9 dB for an OSR of 8 were achieved after the compensation.Chapter 7. Summary and Future Work
7.1 Summary
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In this dissertation, techniques were proposed to compensate for the analog circuit
imperfections, such as finite opamp gain and capacitor ratio error, in cascaded delta-sigma
A/D converters and for the clock-feedthrough and offset in SC integrators.
In Chapter 2, the basic principle of correlated double sampling (CDS) techniques
was presented. Various CDS techniques were discussed.
Chapter 3 described the application of CDS techniques in SC integrators. The CDS
technique for the compensation of clock-feedthrough and offset in SC integrators was
examined. An improved compensation scheme was proposed and implemented to achieve
continuous integration operation. The measurement results showed that this scheme
effectively increased the output signal swing of a SC integrator.
The concept of quantization and delta-sigma modulation was introduced in Chapter
4. Single-loop structure and cascaded structure were described to realize delta-sigma
modulators. Their advantages and disadvantages were analyzed.
The analog circuit imperfections in cascaded delta-sigma modulators cause noise
leakage, which usually limits the performance of a cascaded delta-sigma A/D converter.
The noise leakage was examined in Chapter 5. An on-line adaptive compensation technique
was proposed to reduce the noise leakage. Various approaches to implement the adaptive
algorithm were discussed.112
In Chapter6,a 2-0 cascaded delta-sigma modulator was designed and
implemented. The first stage, a single-bit second-order modulator, was fabricated in the
Orbit 1.2[tm CMOS process. Experimental results confirm the effectiveness of the
compensation scheme. The performance of the 2-0 cascaded modulator is improved by 12
dB in SNDR for an OSR of 4, and by 9 dB for an OSR of 8, after the compensation.
7.2 Future Work
The design of a fully integrated system combining the 2-0 cascaded modulator, the
error correction logic, the compensation filter and the adaptive algorithm will be an
interesting project. The performance of the single-bit second-order modulator can be
improved by modifying the layout arrangement of the input and feedback capacitors in the
first integrator and also that of the feedback DAC capacitors in the outer loop of the
modulator. By using the quantization error from the first stage as the input to the second
stage, the dynamic range can be optimized.
Further theoretical work can be done to optimize the design of the compensation
filter and the implementation of the adaptive compensation algorithm for circuit
complexity and power consumption concerns.113
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APPENDIX
Program in Maple for noise leakage analysis in the 2-0 cascaded modulator
#The noise leakage analysis in a 2-0 cascaded modulator
#alx, a2x, blx and b2x are nominal gain factors for the single-bit second-order modulator
#al, a2,b1 and b2 are the real gain factors for the modulator
#let x=1-1/z and 1/z=1-x
#Equation Description
b1:=1*(1+db1);
b2:=2*alx*(1+db2);
a1:=alx*(1-dal);
a2:=a2x*(1-da2);
g2:=1/(alx*a2x);
11:=alx*(1-(1+al)/gainl-dal)*(1-x)/(1-(1-al/gain1)*(1-x));
i2:=a2x*( 1-( 1+a2)/gain2-da2)*( 1-x)/( 1-( 1-a2/gain2)*( 1 -x));
v 1:=1/( 1+b 1 *i 1 *i2*g2+b2*i2*g2);
#g0 & 1 Calculation *************************************
gO:=simplify(coeff(series(v1,x,2),x,0));
gl:=simplify(coeff(series(v1,x,2),x,1));
g ln:=sort(numer(e 1), [gain 1 ,gain2]);
gld:=sort(denom(e1),[gainl,gain2]);
#After simplification, g0 and g 1 are obtained.
#g0:= alx *a2x/(gainl *gain2);
#g1:=a2x/gain2+alx/gainl;
#g2 calculation*************************************
g2:=simplify(coeff(series(v1,x,3),x,2));
g2n:=sort(numer(e2-1),[gain1,gain2]);121
g2d:=sort(denom(e2),[gain1,gain2]);
#After simplification, g2 is obtained.
#g2:=dal+da2-db1-2*a1 x/gain1+1/gain1+1/gain2;
#E3 Calculation
#Simplified equation description*************************************
il:=alx*(1-(1+al)/gainl-dal)*(1-x)/(1-(1-alx/gain1)*(1-x));
i2:=a2x*(1-(1+a2)/gain2-da2)*(1-x)/(1-(1-a2x/gain2)*(1-x));
v1:=1/(1+bl*il*i2*g2+b2*i2*g2);
g3:=simplify(coeff(series(v1,x,4),x,3));
g3n:=sort(numer(e3),[gain1,gain2]);
g3d:=sort(denom(e3),[gain1,gain2]);
#After simplification, g3 is obtained.
#e3n:=(2*db1-2*da1-2*db2-a2x/gain2-2/gair 1 +a lx/gain 1)(gain1 *gain2)^4
#e3d:=(gainl*gain2)^4
#g3:=2*db1-2*da1-2*db2-a2x/gain2+(a1 x-2)/gain1;
#Conclusion
#g0:=a1 x*a2x/(gain1 *gain2);
#g1:=a2x/gain2+alx/gainl;
#g2:=dal+da2-db1+(1-2*a1 x)/gain1+1/gain2;
#g3:=2*db1-2*da1-2*db2-a2x/gain2+(a1 x-2)/gain1;